coreboot-mirror
/
coreboot
mirror of https://review.coreboot.org/coreboot.git
1
0
Fork 0
Code Issues Releases Wiki Activity

soc/intel/xeon_sp: Drop unused functions and prototypes 

No definition exists for pmc_set_disb() and rtc_failure() is not called.

Change-Id: I3a68e1fc55c62193735a46caf9f70dd9ee0b7349
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/52466
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Reviewed-by: Michael Niewöhner <foss@mniewoehner.de>
Reviewed-by: Marc Jones <marc@marcjonesconsulting.com>
This commit is contained in:
Angel Pons 2021-04-17 13:36:58 +02:00 committed by Patrick Georgi
parent 6a2ece7bd1
commit b48e6357e8
2 changed files with 0 additions and 22 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
src/soc/intel/xeon_sp/include/soc/pm.h
View File

@ -117,12 +117,6 @@ struct chipset_power_state {
/* Get base address PMC memory mapped registers. */
uint8_t *pmc_mmio_regs(void);
/* Set the DISB after DRAM init */
void pmc_set_disb(void);
/* Return non-zero when RTC failure happened. */
int rtc_failure(void);
uint16_t get_pmbase(void);
void pmc_lock_smi(void);

16
src/soc/intel/xeon_sp/pmutil.c
View File

@ -126,22 +126,6 @@ int soc_get_rtc_failed(void)
return rtc_fail;
}
int rtc_failure(void)
{
u8 reg8;
int rtc_failed;
/* PMC Controller Device 0x1F, Func 02 */
reg8 = pci_read_config8(PCH_DEV_PMC, GEN_PMCON_B);
rtc_failed = reg8 & RTC_BATTERY_DEAD;
if (rtc_failed) {
reg8 &= ~RTC_BATTERY_DEAD;
pci_write_config8(PCH_DEV_PMC, GEN_PMCON_B, reg8);
printk(BIOS_DEBUG, "rtc_failed = 0x%x\n", rtc_failed);
}
return !!rtc_failed;
}
/* Return 0, 3, or 5 to indicate the previous sleep state. */
int soc_prev_sleep_state(const struct chipset_power_state *ps, int prev_sleep_state)
{