coreboot-mirror
/
fsp
mirror of https://review.coreboot.org/fsp.git
1
0
Fork 0
Code Issues Releases Wiki Activity

Amber Lake FSP 3.7.6

This commit is contained in:
Nate DeSimone 2019-09-25 16:00:45 -07:00
parent ff98d59931
commit 183145c3c3
7 changed files with 24459 additions and 23181 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

BIN
AmberLakeFspBinPkg/Docs/Amberlake_FSP_Integration_Guide.chm
View File

Binary file not shown.

46243
AmberLakeFspBinPkg/Docs/Amberlake_FSP_Integration_Guide.pdf
View File

File diff suppressed because it is too large Load Diff

5
AmberLakeFspBinPkg/Fsp.bsf
View File

@ -667,7 +667,8 @@ StructDef
$gKabylakeFspPkgTokenSpaceGuid_Early8254ClockGatingEnable 1 bytes $_DEFAULT_ = 0x00 $gKabylakeFspPkgTokenSpaceGuid_Early8254ClockGatingEnable 1 bytes $_DEFAULT_ = 0x00
$gKabylakeFspPkgTokenSpaceGuid_SataRstOptaneMemory 1 bytes $_DEFAULT_ = 0x01 $gKabylakeFspPkgTokenSpaceGuid_SataRstOptaneMemory 1 bytes $_DEFAULT_ = 0x01
$gKabylakeFspPkgTokenSpaceGuid_SataRstCpuAttachedStorage 1 bytes $_DEFAULT_ = 0x01 $gKabylakeFspPkgTokenSpaceGuid_SataRstCpuAttachedStorage 1 bytes $_DEFAULT_ = 0x01
Skip 2 bytes $gKabylakeFspPkgTokenSpaceGuid_HybridStorageMode 1 bytes $_DEFAULT_ = 0x00
Skip 1 bytes
$gKabylakeFspPkgTokenSpaceGuid_PchPcieDeviceOverrideTablePtr 4 bytes $_DEFAULT_ = 0x00000000 $gKabylakeFspPkgTokenSpaceGuid_PchPcieDeviceOverrideTablePtr 4 bytes $_DEFAULT_ = 0x00000000
$gKabylakeFspPkgTokenSpaceGuid_EnableTcoTimer 1 bytes $_DEFAULT_ = 0x00 $gKabylakeFspPkgTokenSpaceGuid_EnableTcoTimer 1 bytes $_DEFAULT_ = 0x00
$gSkylakeFspPkgTokenSpaceGuid_EcCmdProvisionEav 1 bytes $_DEFAULT_ = 0xFF $gSkylakeFspPkgTokenSpaceGuid_EcCmdProvisionEav 1 bytes $_DEFAULT_ = 0xFF
@ -2913,6 +2914,8 @@ Page "Sunrise Point PCH"
Help "Optane Memory" Help "Optane Memory"
Combo $gKabylakeFspPkgTokenSpaceGuid_SataRstCpuAttachedStorage, "PCH SATA RST CPU attached storage", &EN_DIS, Combo $gKabylakeFspPkgTokenSpaceGuid_SataRstCpuAttachedStorage, "PCH SATA RST CPU attached storage", &EN_DIS,
Help "RST CPU attached storage" Help "RST CPU attached storage"
Combo $gKabylakeFspPkgTokenSpaceGuid_HybridStorageMode, "Hybrid Storage Mode", &EN_DIS,
Help "Enables support for Hybrid storage devices. 0: Disabled; 1: Dynamic Configuration. Default is 0: Disabled"
EditNum $gKabylakeFspPkgTokenSpaceGuid_PchPcieDeviceOverrideTablePtr, "Pch PCIE device override table pointer", HEX, EditNum $gKabylakeFspPkgTokenSpaceGuid_PchPcieDeviceOverrideTablePtr, "Pch PCIE device override table pointer", HEX,
Help "The PCIe device table is being used to override PCIe device ASPM settings. This is a pointer points to a 32bit address. And it's only used in PostMem phase. Please refer to PCH_PCIE_DEVICE_OVERRIDE structure for the table. Last entry VendorId must be 0." Help "The PCIe device table is being used to override PCIe device ASPM settings. This is a pointer points to a 32bit address. And it's only used in PostMem phase. Please refer to PCH_PCIE_DEVICE_OVERRIDE structure for the table. Last entry VendorId must be 0."
"Valid range: 0x00 ~ 0xFFFFFFFF" "Valid range: 0x00 ~ 0xFFFFFFFF"

BIN
AmberLakeFspBinPkg/Fsp.fd
View File

Binary file not shown.

11
AmberLakeFspBinPkg/Include/FspsUpd.h
View File

@ -2010,9 +2010,16 @@ typedef struct {
**/ **/
UINT8 SataRstCpuAttachedStorage; UINT8 SataRstCpuAttachedStorage;
/** Offset 0x0722 /** Offset 0x0722 - Hybrid Storage Mode
Enables support for Hybrid storage devices. 0: Disabled; 1: Dynamic Configuration.
Default is 0: Disabled
$EN_DIS
**/ **/
UINT8 UnusedUpdSpace18[2]; UINT8 HybridStorageMode;
/** Offset 0x0723
**/
UINT8 UnusedUpdSpace18;
/** Offset 0x0724 - Pch PCIE device override table pointer /** Offset 0x0724 - Pch PCIE device override table pointer
The PCIe device table is being used to override PCIe device ASPM settings. This The PCIe device table is being used to override PCIe device ASPM settings. This

BIN
AmberLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
View File

Binary file not shown.

1381
AmberLakeFspBinPkg/SampleCode/Vbt/Vbt.bsf
View File

File diff suppressed because it is too large Load Diff