206 lines
5.2 KiB
C
206 lines
5.2 KiB
C
/* irq_manage.c - ARCv2 interrupt management */
|
|
|
|
/*
|
|
* Copyright (c) 2014 Wind River Systems, Inc.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are met:
|
|
*
|
|
* 1) Redistributions of source code must retain the above copyright notice,
|
|
* this list of conditions and the following disclaimer.
|
|
*
|
|
* 2) Redistributions in binary form must reproduce the above copyright notice,
|
|
* this list of conditions and the following disclaimer in the documentation
|
|
* and/or other materials provided with the distribution.
|
|
*
|
|
* 3) Neither the name of Wind River Systems nor the names of its contributors
|
|
* may be used to endorse or promote products derived from this software without
|
|
* specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
|
|
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
/*
|
|
* DESCRIPTION
|
|
*
|
|
* Interrupt management:
|
|
*
|
|
* - enabling/disabling
|
|
* - dynamic ISR connecting/replacing
|
|
*
|
|
* SW_ISR_TABLE_DYNAMIC has to be enabled for connecting ISRs at runtime.
|
|
*
|
|
* An IRQ number passed to the <irq> parameters found in this file is a
|
|
* number from 16 to last IRQ number on the platform.
|
|
*/
|
|
|
|
#include <nanokernel.h>
|
|
#include <nanokernel/cpu.h>
|
|
#include <misc/__assert.h>
|
|
#include <toolchain.h>
|
|
#include <sections.h>
|
|
#include <sw_isr_table.h>
|
|
|
|
/*
|
|
* irq_handler_set - replace an interrupt handler by another
|
|
*
|
|
* An interrupt's ISR can be replaced at runtime. Care must be taken that the
|
|
* interrupt is disabled before doing this.
|
|
*
|
|
* This routine will hang if <old> is not found in the table and ASSERT_ON is
|
|
* enabled.
|
|
*
|
|
* RETURNS: N/A
|
|
*/
|
|
|
|
void irq_handler_set(
|
|
unsigned int irq,
|
|
void (*old)(void *arg),
|
|
void (*new)(void *arg),
|
|
void *arg
|
|
)
|
|
{
|
|
int key = irq_lock_inline();
|
|
int index = irq - 16;
|
|
|
|
__ASSERT(old == _IsrTable[index].isr,
|
|
"expected ISR not found in table");
|
|
|
|
if (old == _IsrTable[index].isr) {
|
|
_IsrTable[index].isr = new;
|
|
_IsrTable[index].arg = arg;
|
|
}
|
|
|
|
irq_unlock_inline(key);
|
|
}
|
|
|
|
/*
|
|
* irq_enable - enable an interrupt line
|
|
*
|
|
* Clear possible pending interrupts on the line, and enable the interrupt
|
|
* line. After this call, the CPU will receive interrupts for the specified
|
|
* <irq>.
|
|
*
|
|
* RETURNS: N/A
|
|
*/
|
|
|
|
void irq_enable(unsigned int irq)
|
|
{
|
|
int key = irq_lock_inline();
|
|
|
|
_arc_v2_irq_unit_int_enable(irq);
|
|
irq_unlock_inline(key);
|
|
}
|
|
|
|
/*
|
|
* irq_disable - disable an interrupt line
|
|
*
|
|
* Disable an interrupt line. After this call, the CPU will stop receiving
|
|
* interrupts for the specified <irq>.
|
|
*
|
|
* RETURNS: N/A
|
|
*/
|
|
|
|
void irq_disable(unsigned int irq)
|
|
{
|
|
int key = irq_lock_inline();
|
|
|
|
_arc_v2_irq_unit_int_disable(irq);
|
|
irq_unlock_inline(key);
|
|
}
|
|
|
|
/*
|
|
* irq_priority_set - set an interrupt's priority
|
|
*
|
|
* Valid values are from 0 to 15. Interrupts of priority 1 are not masked when
|
|
* interrupts are locked system-wide, so care must be taken when using them. ISR
|
|
* installed with priority 0 interrupts cannot make kernel calls.
|
|
*
|
|
* The priority is verified if ASSERT_ON is enabled.
|
|
*
|
|
* RETURNS: N/A
|
|
*/
|
|
|
|
void irq_priority_set(
|
|
unsigned int irq,
|
|
unsigned int prio
|
|
)
|
|
{
|
|
int key = irq_lock_inline();
|
|
|
|
__ASSERT(prio >= 0 && prio < CONFIG_NUM_IRQ_PRIORITIES,
|
|
"invalid priority!");
|
|
_arc_v2_irq_unit_prio_set(irq, prio);
|
|
irq_unlock_inline(key);
|
|
}
|
|
|
|
/*
|
|
* _SpuriousIRQ - spurious interrupt handler
|
|
*
|
|
* Installed in all dynamic interrupt slots at boot time. Throws an error if
|
|
* called.
|
|
*
|
|
* RETURNS: N/A
|
|
*/
|
|
|
|
#include <misc/printk.h>
|
|
void _SpuriousIRQ(void *unused)
|
|
{
|
|
ARG_UNUSED(unused);
|
|
printk("_SpuriousIRQ(). Spinning...\n");
|
|
for (;;)
|
|
;
|
|
}
|
|
|
|
/*
|
|
* irq_connect - connect an ISR to an interrupt line
|
|
*
|
|
* <isr> is connected to interrupt line <irq>, a number greater than or equal
|
|
* 16. No prior ISR can have been connected on <irq> interrupt line since the
|
|
* system booted.
|
|
*
|
|
* This routine will hang if another ISR was connected for interrupt line <irq>
|
|
* and ASSERT_ON is enabled; if ASSERT_ON is disabled, it will fail silently.
|
|
*
|
|
* RETURNS: the interrupt line number
|
|
*/
|
|
|
|
int irq_connect(
|
|
unsigned int irq,
|
|
unsigned int prio,
|
|
void (*isr)(void *arg),
|
|
void *arg
|
|
)
|
|
{
|
|
irq_handler_set(irq, _SpuriousIRQ, isr, arg);
|
|
irq_priority_set(irq, prio);
|
|
return irq;
|
|
}
|
|
|
|
/*
|
|
* irq_disconnect - disconnect an ISR from an interrupt line
|
|
*
|
|
* Interrupt line <irq> is disconnected from its ISR and the latter is
|
|
* replaced by _SpuriousIRQ(). irq_disable() should have been called before
|
|
* invoking this routine.
|
|
*
|
|
* RETURNS: N/A
|
|
*/
|
|
|
|
void irq_disconnect(unsigned int irq)
|
|
{
|
|
int index = irq - 16;
|
|
|
|
irq_handler_set(irq, _IsrTable[index].isr, _SpuriousIRQ, NULL);
|
|
}
|