80 lines
2.5 KiB
ArmAsm
80 lines
2.5 KiB
ArmAsm
/* cpu_idle.s - CPU power management */
|
|
|
|
/*
|
|
* Copyright (c) 2014 Wind River Systems, Inc.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are met:
|
|
*
|
|
* 1) Redistributions of source code must retain the above copyright notice,
|
|
* this list of conditions and the following disclaimer.
|
|
*
|
|
* 2) Redistributions in binary form must reproduce the above copyright notice,
|
|
* this list of conditions and the following disclaimer in the documentation
|
|
* and/or other materials provided with the distribution.
|
|
*
|
|
* 3) Neither the name of Wind River Systems nor the names of its contributors
|
|
* may be used to endorse or promote products derived from this software without
|
|
* specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
|
|
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
/*
|
|
DESCRIPTION
|
|
CPU power management routines.
|
|
*/
|
|
|
|
#define _ASMLANGUAGE
|
|
|
|
#include <nanok.h>
|
|
#include <offsets.h>
|
|
#include <toolchain.h>
|
|
#include <sections.h>
|
|
#include <nanokernel/cpu.h>
|
|
|
|
GTEXT(nano_cpu_idle)
|
|
GTEXT(nano_cpu_atomic_idle)
|
|
GDATA(nano_cpu_sleep_mode)
|
|
|
|
SECTION_VAR(BSS, nano_cpu_sleep_mode)
|
|
.word 0
|
|
|
|
/*
|
|
* nano_cpu_idle - put the CPU in low-power mode
|
|
*
|
|
* This function always exits with interrupts unlocked.
|
|
*
|
|
* void nanCpuIdle(void)
|
|
*/
|
|
SECTION_FUNC(TEXT, nano_cpu_idle)
|
|
ld r1, [nano_cpu_sleep_mode]
|
|
or r1, r1, (1 << 4) /* set IRQ-enabled bit */
|
|
sleep r1
|
|
j_s.nd [blink]
|
|
nop
|
|
|
|
/*
|
|
* nano_cpu_atomic_idle - put the CPU in low-power mode, entered with IRQs locked
|
|
*
|
|
* This function exits with interrupts restored to <key>.
|
|
*
|
|
* void nano_cpu_atomic_idle(unsigned int key)
|
|
*/
|
|
SECTION_FUNC(TEXT, nano_cpu_atomic_idle)
|
|
ld r1, [nano_cpu_sleep_mode]
|
|
or r1, r1, (1 << 4) /* set IRQ-enabled bit */
|
|
sleep r1
|
|
j_s.d [blink]
|
|
seti r0
|