opnsense-ports/cad/yosys/pkg-plist

122 lines
3.9 KiB
Plaintext

bin/yosys
bin/yosys-config
bin/yosys-filterlib
bin/yosys-smtbmc
%%DATADIR%%/achronix/speedster22i/cells_map.v
%%DATADIR%%/achronix/speedster22i/cells_sim.v
%%DATADIR%%/adff2dff.v
%%DATADIR%%/anlogic/arith_map.v
%%DATADIR%%/anlogic/cells_map.v
%%DATADIR%%/anlogic/cells_sim.v
%%DATADIR%%/anlogic/dram_init_16x4.vh
%%DATADIR%%/anlogic/drams.txt
%%DATADIR%%/anlogic/drams_map.v
%%DATADIR%%/anlogic/eagle_bb.v
%%DATADIR%%/cells.lib
%%DATADIR%%/cmp2lut.v
%%DATADIR%%/coolrunner2/cells_latch.v
%%DATADIR%%/coolrunner2/cells_sim.v
%%DATADIR%%/coolrunner2/tff_extract.v
%%DATADIR%%/coolrunner2/xc2_dff.lib
%%DATADIR%%/dff2ff.v
%%DATADIR%%/ecp5/arith_map.v
%%DATADIR%%/ecp5/bram.txt
%%DATADIR%%/ecp5/bram_conn_1.vh
%%DATADIR%%/ecp5/bram_conn_18.vh
%%DATADIR%%/ecp5/bram_conn_2.vh
%%DATADIR%%/ecp5/bram_conn_4.vh
%%DATADIR%%/ecp5/bram_conn_9.vh
%%DATADIR%%/ecp5/bram_init_1_2_4.vh
%%DATADIR%%/ecp5/bram_init_9_18_36.vh
%%DATADIR%%/ecp5/brams_map.v
%%DATADIR%%/ecp5/cells_bb.v
%%DATADIR%%/ecp5/cells_map.v
%%DATADIR%%/ecp5/cells_sim.v
%%DATADIR%%/ecp5/dram.txt
%%DATADIR%%/ecp5/drams_map.v
%%DATADIR%%/ecp5/latches_map.v
%%DATADIR%%/gate2lut.v
%%DATADIR%%/gowin/arith_map.v
%%DATADIR%%/gowin/bram.txt
%%DATADIR%%/gowin/brams_init3.vh
%%DATADIR%%/gowin/brams_map.v
%%DATADIR%%/gowin/cells_map.v
%%DATADIR%%/gowin/cells_sim.v
%%DATADIR%%/gowin/dram.txt
%%DATADIR%%/gowin/drams_map.v
%%DATADIR%%/greenpak4/cells_blackbox.v
%%DATADIR%%/greenpak4/cells_latch.v
%%DATADIR%%/greenpak4/cells_map.v
%%DATADIR%%/greenpak4/cells_sim.v
%%DATADIR%%/greenpak4/cells_sim_ams.v
%%DATADIR%%/greenpak4/cells_sim_digital.v
%%DATADIR%%/greenpak4/cells_sim_wip.v
%%DATADIR%%/greenpak4/gp_dff.lib
%%DATADIR%%/ice40/arith_map.v
%%DATADIR%%/ice40/brams.txt
%%DATADIR%%/ice40/brams_init1.vh
%%DATADIR%%/ice40/brams_init2.vh
%%DATADIR%%/ice40/brams_init3.vh
%%DATADIR%%/ice40/brams_map.v
%%DATADIR%%/ice40/cells_map.v
%%DATADIR%%/ice40/cells_sim.v
%%DATADIR%%/ice40/latches_map.v
%%DATADIR%%/include/backends/ilang/ilang_backend.h
%%DATADIR%%/include/frontends/ast/ast.h
%%DATADIR%%/include/kernel/celledges.h
%%DATADIR%%/include/kernel/celltypes.h
%%DATADIR%%/include/kernel/consteval.h
%%DATADIR%%/include/kernel/hashlib.h
%%DATADIR%%/include/kernel/log.h
%%DATADIR%%/include/kernel/macc.h
%%DATADIR%%/include/kernel/modtools.h
%%DATADIR%%/include/kernel/register.h
%%DATADIR%%/include/kernel/rtlil.h
%%DATADIR%%/include/kernel/satgen.h
%%DATADIR%%/include/kernel/sigtools.h
%%DATADIR%%/include/kernel/utils.h
%%DATADIR%%/include/kernel/yosys.h
%%DATADIR%%/include/libs/ezsat/ezminisat.h
%%DATADIR%%/include/libs/ezsat/ezsat.h
%%DATADIR%%/include/libs/sha1/sha1.h
%%DATADIR%%/include/passes/fsm/fsmdata.h
%%DATADIR%%/intel/a10gx/cells_map.v
%%DATADIR%%/intel/a10gx/cells_sim.v
%%DATADIR%%/intel/common/altpll_bb.v
%%DATADIR%%/intel/common/brams.txt
%%DATADIR%%/intel/common/brams_map.v
%%DATADIR%%/intel/common/m9k_bb.v
%%DATADIR%%/intel/cyclone10/cells_map.v
%%DATADIR%%/intel/cyclone10/cells_sim.v
%%DATADIR%%/intel/cycloneiv/cells_map.v
%%DATADIR%%/intel/cycloneiv/cells_sim.v
%%DATADIR%%/intel/cycloneive/cells_map.v
%%DATADIR%%/intel/cycloneive/cells_sim.v
%%DATADIR%%/intel/cyclonev/cells_map.v
%%DATADIR%%/intel/cyclonev/cells_sim.v
%%DATADIR%%/intel/max10/cells_map.v
%%DATADIR%%/intel/max10/cells_sim.v
%%DATADIR%%/pmux2mux.v
%%DATADIR%%/python3/smtio.py
%%DATADIR%%/sf2/arith_map.v
%%DATADIR%%/sf2/cells_map.v
%%DATADIR%%/sf2/cells_sim.v
%%DATADIR%%/simcells.v
%%DATADIR%%/simlib.v
%%DATADIR%%/techmap.v
%%DATADIR%%/xilinx/arith_map.v
%%DATADIR%%/xilinx/brams.txt
%%DATADIR%%/xilinx/brams_bb.v
%%DATADIR%%/xilinx/brams_init_16.vh
%%DATADIR%%/xilinx/brams_init_18.vh
%%DATADIR%%/xilinx/brams_init_32.vh
%%DATADIR%%/xilinx/brams_init_36.vh
%%DATADIR%%/xilinx/brams_map.v
%%DATADIR%%/xilinx/cells_map.v
%%DATADIR%%/xilinx/cells_sim.v
%%DATADIR%%/xilinx/cells_xtra.v
%%DATADIR%%/xilinx/drams.txt
%%DATADIR%%/xilinx/drams_map.v
%%DATADIR%%/xilinx/ff_map.v
%%DATADIR%%/xilinx/lut_map.v