coreboot-mirror
/
nvidia-cbootimage
mirror of https://review.coreboot.org/nvidia-cbootimage.git
1
0
Fork 0
Code Issues Releases Wiki Activity
nvidia-cbootimage/t30/nvbctlib_t30.c

863 lines
27 KiB
C
Raw Blame History

/*
* Copyright (c) 2012, NVIDIA CORPORATION. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify it
* under the terms and conditions of the GNU General Public License,
* version 2, as published by the Free Software Foundation.
*
* This program is distributed in the hope it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/>.
*
* See file CREDITS for list of people who contributed to this
* project.
*/
#include "../cbootimage.h"
#include "../parse.h"
#include "../crypto.h"
#include "nvboot_bct_t30.h"
#include "string.h"
/* nvbctlib_t30.c: The implementation of the nvbctlib API for t30. */
/* Definitions that simplify the code which follows. */
#define CASE_GET_SDRAM_PARAM(x) \
case token_##x:\
*value = params->x; \
break
#define CASE_SET_SDRAM_PARAM(x) \
case token_##x:\
params->x = value; \
break
#define CASE_GET_DEV_PARAM(dev, x) \
case token_##dev##_##x:\
*value = bct->dev_params[index].dev##_params.x; \
break
#define CASE_SET_DEV_PARAM(dev, x) \
case token_##dev##_##x:\
bct->dev_params[index].dev##_params.x = value; \
break
#define CASE_GET_BL_PARAM(x) \
case token_bl_##x:\
*data = bct_ptr->bootloader[set].x; \
break
#define CASE_SET_BL_PARAM(x) \
case token_bl_##x:\
bct_ptr->bootloader[set].x = *data; \
break
#define CASE_GET_NVU32(id) \
case token_##id:\
if (bct == NULL) return -ENODATA; \
*data = bct_ptr->id; \
break
#define CASE_GET_CONST(id, val) \
case token_##id:\
*data = val; \
break
#define CASE_GET_CONST_PREFIX(id, val_prefix) \
case token_##id:\
*data = val_prefix##_##id; \
break
#define CASE_SET_NVU32(id) \
case token_##id:\
bct_ptr->id = data; \
break
#define CASE_GET_DATA(id, size) \
case token_##id:\
if (*length < size) return -ENODATA;\
memcpy(data, &(bct_ptr->id), size); \
*length = size;\
break
#define CASE_SET_DATA(id, size) \
case token_##id:\
if (length < size) return -ENODATA;\
memcpy(&(bct_ptr->id), data, size); \
break
#define DEFAULT() \
default : \
printf("Unexpected token %d at line %d\n", \
token, __LINE__); \
return 1
int
t30_set_dev_param(build_image_context *context,
u_int32_t index,
parse_token token,
u_int32_t value)
{
nvboot_config_table *bct = NULL;
bct = (nvboot_config_table *)(context->bct);
assert(context != NULL);
assert(bct != NULL);
bct->num_param_sets = NV_MAX(bct->num_param_sets, index + 1);
switch (token) {
CASE_SET_DEV_PARAM(nand, clock_divider);
CASE_SET_DEV_PARAM(nand, block_size_log2);
CASE_SET_DEV_PARAM(nand, page_size_log2);
CASE_SET_DEV_PARAM(nand, async_timing0);
CASE_SET_DEV_PARAM(nand, async_timing1);
CASE_SET_DEV_PARAM(nand, async_timing2);
CASE_SET_DEV_PARAM(nand, async_timing3);
CASE_SET_DEV_PARAM(nand, sddr_timing0);
CASE_SET_DEV_PARAM(nand, sddr_timing1);
CASE_SET_DEV_PARAM(nand, tddr_timing0);
CASE_SET_DEV_PARAM(nand, tddr_timing1);
CASE_SET_DEV_PARAM(nand, fbio_dqsib_dly_byte);
CASE_SET_DEV_PARAM(nand, fbio_quse_dly_byte);
CASE_SET_DEV_PARAM(nand, fbio_cfg_quse_late);
CASE_SET_DEV_PARAM(nand, disable_sync_ddr);
CASE_SET_DEV_PARAM(sdmmc, clock_divider);
CASE_SET_DEV_PARAM(sdmmc, data_width);
CASE_SET_DEV_PARAM(sdmmc, max_power_class_supported);
CASE_SET_DEV_PARAM(sdmmc, sd_controller);
CASE_SET_DEV_PARAM(spiflash, clock_source);
CASE_SET_DEV_PARAM(spiflash, clock_divider);
CASE_SET_DEV_PARAM(spiflash, read_command_type_fast);
case token_dev_type:
bct->dev_type[index] = value;
break;
default:
return -ENODATA;
}
return 0;
}
int
t30_get_dev_param(build_image_context *context,
u_int32_t index,
parse_token token,
u_int32_t *value)
{
nvboot_config_table *bct = NULL;
bct = (nvboot_config_table *)(context->bct);
assert(context != NULL);
assert(bct != NULL);
switch (token) {
CASE_GET_DEV_PARAM(nand, clock_divider);
CASE_GET_DEV_PARAM(nand, block_size_log2);
CASE_GET_DEV_PARAM(nand, page_size_log2);
CASE_GET_DEV_PARAM(nand, async_timing0);
CASE_GET_DEV_PARAM(nand, async_timing1);
CASE_GET_DEV_PARAM(nand, async_timing2);
CASE_GET_DEV_PARAM(nand, async_timing3);
CASE_GET_DEV_PARAM(nand, sddr_timing0);
CASE_GET_DEV_PARAM(nand, sddr_timing1);
CASE_GET_DEV_PARAM(nand, tddr_timing0);
CASE_GET_DEV_PARAM(nand, tddr_timing1);
CASE_GET_DEV_PARAM(nand, fbio_dqsib_dly_byte);
CASE_GET_DEV_PARAM(nand, fbio_quse_dly_byte);
CASE_GET_DEV_PARAM(nand, fbio_cfg_quse_late);
CASE_GET_DEV_PARAM(nand, disable_sync_ddr);
CASE_GET_DEV_PARAM(sdmmc, clock_divider);
CASE_GET_DEV_PARAM(sdmmc, data_width);
CASE_GET_DEV_PARAM(sdmmc, max_power_class_supported);
CASE_GET_DEV_PARAM(sdmmc, sd_controller);
CASE_GET_DEV_PARAM(spiflash, clock_source);
CASE_GET_DEV_PARAM(spiflash, clock_divider);
CASE_GET_DEV_PARAM(spiflash, read_command_type_fast);
case token_dev_type:
*value = bct->dev_type[index];
break;
default:
return -ENODATA;
}
return 0;
}
int
t30_get_sdram_param(build_image_context *context,
u_int32_t index,
parse_token token,
u_int32_t *value)
{
nvboot_sdram_params *params;
nvboot_config_table *bct = NULL;
bct = (nvboot_config_table *)(context->bct);
assert(context != NULL);
assert(bct != NULL);
params = &(bct->sdram_params[index]);
switch (token) {
CASE_GET_SDRAM_PARAM(memory_type);
CASE_GET_SDRAM_PARAM(pllm_charge_pump_setup_ctrl);
CASE_GET_SDRAM_PARAM(pllm_loop_filter_setup_ctrl);
CASE_GET_SDRAM_PARAM(pllm_input_divider);
CASE_GET_SDRAM_PARAM(pllm_feedback_divider);
CASE_GET_SDRAM_PARAM(pllm_post_divider);
CASE_GET_SDRAM_PARAM(pllm_stable_time);
CASE_GET_SDRAM_PARAM(emc_clock_divider);
CASE_GET_SDRAM_PARAM(emc_auto_cal_interval);
CASE_GET_SDRAM_PARAM(emc_auto_cal_config);
CASE_GET_SDRAM_PARAM(emc_auto_cal_wait);
CASE_GET_SDRAM_PARAM(emc_pin_program_wait);
CASE_GET_SDRAM_PARAM(emc_rc);
CASE_GET_SDRAM_PARAM(emc_rfc);
CASE_GET_SDRAM_PARAM(emc_ras);
CASE_GET_SDRAM_PARAM(emc_rp);
CASE_GET_SDRAM_PARAM(emc_r2w);
CASE_GET_SDRAM_PARAM(emc_w2r);
CASE_GET_SDRAM_PARAM(emc_r2p);
CASE_GET_SDRAM_PARAM(emc_w2p);
CASE_GET_SDRAM_PARAM(emc_rd_rcd);
CASE_GET_SDRAM_PARAM(emc_wr_rcd);
CASE_GET_SDRAM_PARAM(emc_rrd);
CASE_GET_SDRAM_PARAM(emc_rext);
CASE_GET_SDRAM_PARAM(emc_wdv);
CASE_GET_SDRAM_PARAM(emc_quse);
CASE_GET_SDRAM_PARAM(emc_qrst);
CASE_GET_SDRAM_PARAM(emc_qsafe);
CASE_GET_SDRAM_PARAM(emc_rdv);
CASE_GET_SDRAM_PARAM(emc_refresh);
CASE_GET_SDRAM_PARAM(emc_burst_refresh_num);
CASE_GET_SDRAM_PARAM(emc_pdex2wr);
CASE_GET_SDRAM_PARAM(emc_pdex2rd);
CASE_GET_SDRAM_PARAM(emc_pchg2pden);
CASE_GET_SDRAM_PARAM(emc_act2pden);
CASE_GET_SDRAM_PARAM(emc_ar2pden);
CASE_GET_SDRAM_PARAM(emc_rw2pden);
CASE_GET_SDRAM_PARAM(emc_txsr);
CASE_GET_SDRAM_PARAM(emc_tcke);
CASE_GET_SDRAM_PARAM(emc_tfaw);
CASE_GET_SDRAM_PARAM(emc_trpab);
CASE_GET_SDRAM_PARAM(emc_tclkstable);
CASE_GET_SDRAM_PARAM(emc_tclkstop);
CASE_GET_SDRAM_PARAM(emc_trefbw);
CASE_GET_SDRAM_PARAM(emc_quse_extra);
CASE_GET_SDRAM_PARAM(emc_fbio_cfg5);
CASE_GET_SDRAM_PARAM(emc_fbio_cfg6);
CASE_GET_SDRAM_PARAM(emc_fbio_spare);
CASE_GET_SDRAM_PARAM(emc_mrs);
CASE_GET_SDRAM_PARAM(emc_emrs);
CASE_GET_SDRAM_PARAM(emc_mrw1);
CASE_GET_SDRAM_PARAM(emc_mrw2);
CASE_GET_SDRAM_PARAM(emc_mrw3);
CASE_GET_SDRAM_PARAM(emc_mrw_reset_command);
CASE_GET_SDRAM_PARAM(emc_mrw_reset_ninit_wait);
CASE_GET_SDRAM_PARAM(emc_adr_cfg);
CASE_GET_SDRAM_PARAM(mc_emem_cfg);
CASE_GET_SDRAM_PARAM(emc_cfg);
CASE_GET_SDRAM_PARAM(emc_cfg2);
CASE_GET_SDRAM_PARAM(emc_dbg);
CASE_GET_SDRAM_PARAM(emc_cfg_dig_dll);
CASE_GET_SDRAM_PARAM(emc_cfg_dig_dll_period);
CASE_GET_SDRAM_PARAM(warm_boot_wait);
CASE_GET_SDRAM_PARAM(emc_ctt_term_ctrl);
CASE_GET_SDRAM_PARAM(emc_odt_write);
CASE_GET_SDRAM_PARAM(emc_odt_read);
CASE_GET_SDRAM_PARAM(emc_zcal_wait_cnt);
CASE_GET_SDRAM_PARAM(emc_zcal_mrw_cmd);
CASE_GET_SDRAM_PARAM(emc_mrs_reset_dll);
CASE_GET_SDRAM_PARAM(emc_mrs_reset_dll_wait);
CASE_GET_SDRAM_PARAM(emc_emrs_emr2);
CASE_GET_SDRAM_PARAM(emc_emrs_emr3);
CASE_GET_SDRAM_PARAM(emc_emrs_ddr2_dll_enable);
CASE_GET_SDRAM_PARAM(emc_mrs_ddr2_dll_reset);
CASE_GET_SDRAM_PARAM(emc_emrs_ddr2_ocd_calib);
CASE_GET_SDRAM_PARAM(emc_ddr2_wait);
CASE_GET_SDRAM_PARAM(pmc_ddr_pwr);
CASE_GET_SDRAM_PARAM(emc_clock_source);
CASE_GET_SDRAM_PARAM(emc_clock_use_pll_mud);
CASE_GET_SDRAM_PARAM(emc_pin_extra_wait);
CASE_GET_SDRAM_PARAM(emc_timing_control_wait);
CASE_GET_SDRAM_PARAM(emc_wext);
CASE_GET_SDRAM_PARAM(emc_ctt);
CASE_GET_SDRAM_PARAM(emc_ctt_duration);
CASE_GET_SDRAM_PARAM(emc_prerefresh_req_cnt);
CASE_GET_SDRAM_PARAM(emc_txsr_dll);
CASE_GET_SDRAM_PARAM(emc_cfg_rsv);
CASE_GET_SDRAM_PARAM(emc_mrw_extra);
CASE_GET_SDRAM_PARAM(emc_warm_boot_mrw1);
CASE_GET_SDRAM_PARAM(emc_warm_boot_mrw2);
CASE_GET_SDRAM_PARAM(emc_warm_boot_mrw3);
CASE_GET_SDRAM_PARAM(emc_warm_boot_mrw_extra);
CASE_GET_SDRAM_PARAM(emc_warm_boot_extramode_reg_write_enable);
CASE_GET_SDRAM_PARAM(emc_extramode_reg_write_enable);
CASE_GET_SDRAM_PARAM(emc_mrs_wait_cnt);
CASE_GET_SDRAM_PARAM(emc_cmd_q);
CASE_GET_SDRAM_PARAM(emc_mc2emc_q);
CASE_GET_SDRAM_PARAM(emc_dyn_self_ref_control);
CASE_GET_SDRAM_PARAM(ahb_arbitration_xbar_ctrl_meminit_done);
CASE_GET_SDRAM_PARAM(emc_dev_select);
CASE_GET_SDRAM_PARAM(emc_sel_dpd_ctrl);
CASE_GET_SDRAM_PARAM(emc_dll_xform_dqs0);
CASE_GET_SDRAM_PARAM(emc_dll_xform_dqs1);
CASE_GET_SDRAM_PARAM(emc_dll_xform_dqs2);
CASE_GET_SDRAM_PARAM(emc_dll_xform_dqs3);
CASE_GET_SDRAM_PARAM(emc_dll_xform_dqs4);
CASE_GET_SDRAM_PARAM(emc_dll_xform_dqs5);
CASE_GET_SDRAM_PARAM(emc_dll_xform_dqs6);
CASE_GET_SDRAM_PARAM(emc_dll_xform_dqs7);
CASE_GET_SDRAM_PARAM(emc_dll_xform_quse0);
CASE_GET_SDRAM_PARAM(emc_dll_xform_quse1);
CASE_GET_SDRAM_PARAM(emc_dll_xform_quse2);
CASE_GET_SDRAM_PARAM(emc_dll_xform_quse3);
CASE_GET_SDRAM_PARAM(emc_dll_xform_quse4);
CASE_GET_SDRAM_PARAM(emc_dll_xform_quse5);
CASE_GET_SDRAM_PARAM(emc_dll_xform_quse6);
CASE_GET_SDRAM_PARAM(emc_dll_xform_quse7);
CASE_GET_SDRAM_PARAM(emc_dli_trim_tx_dqs0);
CASE_GET_SDRAM_PARAM(emc_dli_trim_tx_dqs1);
CASE_GET_SDRAM_PARAM(emc_dli_trim_tx_dqs2);
CASE_GET_SDRAM_PARAM(emc_dli_trim_tx_dqs3);
CASE_GET_SDRAM_PARAM(emc_dli_trim_tx_dqs4);
CASE_GET_SDRAM_PARAM(emc_dli_trim_tx_dqs5);
CASE_GET_SDRAM_PARAM(emc_dli_trim_tx_dqs6);
CASE_GET_SDRAM_PARAM(emc_dli_trim_tx_dqs7);
CASE_GET_SDRAM_PARAM(emc_dll_xform_dq0);
CASE_GET_SDRAM_PARAM(emc_dll_xform_dq1);
CASE_GET_SDRAM_PARAM(emc_dll_xform_dq2);
CASE_GET_SDRAM_PARAM(emc_dll_xform_dq3);
CASE_GET_SDRAM_PARAM(emc_zcal_interval);
CASE_GET_SDRAM_PARAM(emc_zcal_init_dev0);
CASE_GET_SDRAM_PARAM(emc_zcal_init_dev1);
CASE_GET_SDRAM_PARAM(emc_zcal_init_wait);
CASE_GET_SDRAM_PARAM(emc_zcal_cold_boot_enable);
CASE_GET_SDRAM_PARAM(emc_zcal_warm_boot_enable);
CASE_GET_SDRAM_PARAM(emc_mrw_lpddr2zcal_warm_boot);
CASE_GET_SDRAM_PARAM(emc_zqcal_ddr3_warm_boot);
CASE_GET_SDRAM_PARAM(emc_zcal_warm_boot_wait);
CASE_GET_SDRAM_PARAM(emc_mrs_warm_boot_enable);
CASE_GET_SDRAM_PARAM(emc_mrs_extra);
CASE_GET_SDRAM_PARAM(emc_warm_boot_mrs);
CASE_GET_SDRAM_PARAM(emc_warm_boot_emrs);
CASE_GET_SDRAM_PARAM(emc_warm_boot_emr2);
CASE_GET_SDRAM_PARAM(emc_warm_boot_emr3);
CASE_GET_SDRAM_PARAM(emc_warm_boot_mrs_extra);
CASE_GET_SDRAM_PARAM(emc_clken_override);
CASE_GET_SDRAM_PARAM(emc_extra_refresh_num);
CASE_GET_SDRAM_PARAM(emc_clken_override_allwarm_boot);
CASE_GET_SDRAM_PARAM(mc_clken_override_allwarm_boot);
CASE_GET_SDRAM_PARAM(emc_cfg_dig_dll_period_warm_boot);
CASE_GET_SDRAM_PARAM(pmc_vddp_sel);
CASE_GET_SDRAM_PARAM(pmc_ddr_cfg);
CASE_GET_SDRAM_PARAM(pmc_io_dpd_req);
CASE_GET_SDRAM_PARAM(pmc_eno_vtt_gen);
CASE_GET_SDRAM_PARAM(pmc_no_io_power);
CASE_GET_SDRAM_PARAM(emc_xm2cmd_pad_ctrl);
CASE_GET_SDRAM_PARAM(emc_xm2cmd_pad_ctrl2);
CASE_GET_SDRAM_PARAM(emc_xm2dqs_pad_ctrl);
CASE_GET_SDRAM_PARAM(emc_xm2dqs_pad_ctrl2);
CASE_GET_SDRAM_PARAM(emc_xm2dqs_pad_ctrl3);
CASE_GET_SDRAM_PARAM(emc_xm2dq_pad_ctrl);
CASE_GET_SDRAM_PARAM(emc_xm2dq_pad_ctrl2);
CASE_GET_SDRAM_PARAM(emc_xm2clk_pad_ctrl);
CASE_GET_SDRAM_PARAM(emc_xm2comp_pad_ctrl);
CASE_GET_SDRAM_PARAM(emc_xm2vttgen_pad_ctrl);
CASE_GET_SDRAM_PARAM(emc_xm2vttgen_pad_ctrl2);
CASE_GET_SDRAM_PARAM(emc_xm2quse_pad_ctrl);
CASE_GET_SDRAM_PARAM(mc_emem_adr_cfg);
CASE_GET_SDRAM_PARAM(mc_emem_adr_cfg_dev0);
CASE_GET_SDRAM_PARAM(mc_emem_adr_cfg_dev1);
CASE_GET_SDRAM_PARAM(mc_emem_arb_cfg);
CASE_GET_SDRAM_PARAM(mc_emem_arb_outstanding_req);
CASE_GET_SDRAM_PARAM(mc_emem_arb_timing_rcd);
CASE_GET_SDRAM_PARAM(mc_emem_arb_timing_rp);
CASE_GET_SDRAM_PARAM(mc_emem_arb_timing_rc);
CASE_GET_SDRAM_PARAM(mc_emem_arb_timing_ras);
CASE_GET_SDRAM_PARAM(mc_emem_arb_timing_faw);
CASE_GET_SDRAM_PARAM(mc_emem_arb_timing_rrd);
CASE_GET_SDRAM_PARAM(mc_emem_arb_timing_rap2pre);
CASE_GET_SDRAM_PARAM(mc_emem_arb_timing_wap2pre);
CASE_GET_SDRAM_PARAM(mc_emem_arb_timing_r2r);
CASE_GET_SDRAM_PARAM(mc_emem_arb_timing_w2w);
CASE_GET_SDRAM_PARAM(mc_emem_arb_timing_r2w);
CASE_GET_SDRAM_PARAM(mc_emem_arb_timing_w2r);
CASE_GET_SDRAM_PARAM(mc_emem_arb_da_turns);
CASE_GET_SDRAM_PARAM(mc_emem_arb_da_covers);
CASE_GET_SDRAM_PARAM(mc_emem_arb_misc0);
CASE_GET_SDRAM_PARAM(mc_emem_arb_misc1);
CASE_GET_SDRAM_PARAM(mc_emem_arb_ring1_throttle);
CASE_GET_SDRAM_PARAM(mc_emem_arb_override);
CASE_GET_SDRAM_PARAM(mc_emem_arb_rsv);
CASE_GET_SDRAM_PARAM(mc_clken_override);
DEFAULT();
}
return 0;
}
int
t30_set_sdram_param(build_image_context *context,
u_int32_t index,
parse_token token,
u_int32_t value)
{
nvboot_sdram_params *params;
nvboot_config_table *bct = NULL;
bct = (nvboot_config_table *)(context->bct);
assert(context != NULL);
assert(bct != NULL);
params = &(bct->sdram_params[index]);
/* Update the number of SDRAM parameter sets. */
bct->num_sdram_sets = NV_MAX(bct->num_sdram_sets, index + 1);
switch (token) {
CASE_SET_SDRAM_PARAM(memory_type);
CASE_SET_SDRAM_PARAM(pllm_charge_pump_setup_ctrl);
CASE_SET_SDRAM_PARAM(pllm_loop_filter_setup_ctrl);
CASE_SET_SDRAM_PARAM(pllm_input_divider);
CASE_SET_SDRAM_PARAM(pllm_feedback_divider);
CASE_SET_SDRAM_PARAM(pllm_post_divider);
CASE_SET_SDRAM_PARAM(pllm_stable_time);
CASE_SET_SDRAM_PARAM(emc_clock_divider);
CASE_SET_SDRAM_PARAM(emc_auto_cal_interval);
CASE_SET_SDRAM_PARAM(emc_auto_cal_config);
CASE_SET_SDRAM_PARAM(emc_auto_cal_wait);
CASE_SET_SDRAM_PARAM(emc_pin_program_wait);
CASE_SET_SDRAM_PARAM(emc_rc);
CASE_SET_SDRAM_PARAM(emc_rfc);
CASE_SET_SDRAM_PARAM(emc_ras);
CASE_SET_SDRAM_PARAM(emc_rp);
CASE_SET_SDRAM_PARAM(emc_r2w);
CASE_SET_SDRAM_PARAM(emc_w2r);
CASE_SET_SDRAM_PARAM(emc_r2p);
CASE_SET_SDRAM_PARAM(emc_w2p);
CASE_SET_SDRAM_PARAM(emc_rd_rcd);
CASE_SET_SDRAM_PARAM(emc_wr_rcd);
CASE_SET_SDRAM_PARAM(emc_rrd);
CASE_SET_SDRAM_PARAM(emc_rext);
CASE_SET_SDRAM_PARAM(emc_wdv);
CASE_SET_SDRAM_PARAM(emc_quse);
CASE_SET_SDRAM_PARAM(emc_qrst);
CASE_SET_SDRAM_PARAM(emc_qsafe);
CASE_SET_SDRAM_PARAM(emc_rdv);
CASE_SET_SDRAM_PARAM(emc_refresh);
CASE_SET_SDRAM_PARAM(emc_burst_refresh_num);
CASE_SET_SDRAM_PARAM(emc_pdex2wr);
CASE_SET_SDRAM_PARAM(emc_pdex2rd);
CASE_SET_SDRAM_PARAM(emc_pchg2pden);
CASE_SET_SDRAM_PARAM(emc_act2pden);
CASE_SET_SDRAM_PARAM(emc_ar2pden);
CASE_SET_SDRAM_PARAM(emc_rw2pden);
CASE_SET_SDRAM_PARAM(emc_txsr);
CASE_SET_SDRAM_PARAM(emc_tcke);
CASE_SET_SDRAM_PARAM(emc_tfaw);
CASE_SET_SDRAM_PARAM(emc_trpab);
CASE_SET_SDRAM_PARAM(emc_tclkstable);
CASE_SET_SDRAM_PARAM(emc_tclkstop);
CASE_SET_SDRAM_PARAM(emc_trefbw);
CASE_SET_SDRAM_PARAM(emc_quse_extra);
CASE_SET_SDRAM_PARAM(emc_fbio_cfg5);
CASE_SET_SDRAM_PARAM(emc_fbio_cfg6);
CASE_SET_SDRAM_PARAM(emc_fbio_spare);
CASE_SET_SDRAM_PARAM(emc_mrs);
CASE_SET_SDRAM_PARAM(emc_emrs);
CASE_SET_SDRAM_PARAM(emc_mrw1);
CASE_SET_SDRAM_PARAM(emc_mrw2);
CASE_SET_SDRAM_PARAM(emc_mrw3);
CASE_SET_SDRAM_PARAM(emc_mrw_reset_command);
CASE_SET_SDRAM_PARAM(emc_mrw_reset_ninit_wait);
CASE_SET_SDRAM_PARAM(emc_adr_cfg);
CASE_SET_SDRAM_PARAM(mc_emem_cfg);
CASE_SET_SDRAM_PARAM(emc_cfg);
CASE_SET_SDRAM_PARAM(emc_cfg2);
CASE_SET_SDRAM_PARAM(emc_dbg);
CASE_SET_SDRAM_PARAM(emc_cfg_dig_dll);
CASE_SET_SDRAM_PARAM(emc_cfg_dig_dll_period);
CASE_SET_SDRAM_PARAM(warm_boot_wait);
CASE_SET_SDRAM_PARAM(emc_ctt_term_ctrl);
CASE_SET_SDRAM_PARAM(emc_odt_write);
CASE_SET_SDRAM_PARAM(emc_odt_read);
CASE_SET_SDRAM_PARAM(emc_zcal_wait_cnt);
CASE_SET_SDRAM_PARAM(emc_zcal_mrw_cmd);
CASE_SET_SDRAM_PARAM(emc_mrs_reset_dll);
CASE_SET_SDRAM_PARAM(emc_mrs_reset_dll_wait);
CASE_SET_SDRAM_PARAM(emc_emrs_emr2);
CASE_SET_SDRAM_PARAM(emc_emrs_emr3);
CASE_SET_SDRAM_PARAM(emc_emrs_ddr2_dll_enable);
CASE_SET_SDRAM_PARAM(emc_mrs_ddr2_dll_reset);
CASE_SET_SDRAM_PARAM(emc_emrs_ddr2_ocd_calib);
CASE_SET_SDRAM_PARAM(emc_ddr2_wait);
CASE_SET_SDRAM_PARAM(pmc_ddr_pwr);
CASE_SET_SDRAM_PARAM(emc_clock_source);
CASE_SET_SDRAM_PARAM(emc_clock_use_pll_mud);
CASE_SET_SDRAM_PARAM(emc_pin_extra_wait);
CASE_SET_SDRAM_PARAM(emc_timing_control_wait);
CASE_SET_SDRAM_PARAM(emc_wext);
CASE_SET_SDRAM_PARAM(emc_ctt);
CASE_SET_SDRAM_PARAM(emc_ctt_duration);
CASE_SET_SDRAM_PARAM(emc_prerefresh_req_cnt);
CASE_SET_SDRAM_PARAM(emc_txsr_dll);
CASE_SET_SDRAM_PARAM(emc_cfg_rsv);
CASE_SET_SDRAM_PARAM(emc_mrw_extra);
CASE_SET_SDRAM_PARAM(emc_warm_boot_mrw1);
CASE_SET_SDRAM_PARAM(emc_warm_boot_mrw2);
CASE_SET_SDRAM_PARAM(emc_warm_boot_mrw3);
CASE_SET_SDRAM_PARAM(emc_warm_boot_mrw_extra);
CASE_SET_SDRAM_PARAM(emc_warm_boot_extramode_reg_write_enable);
CASE_SET_SDRAM_PARAM(emc_extramode_reg_write_enable);
CASE_SET_SDRAM_PARAM(emc_mrs_wait_cnt);
CASE_SET_SDRAM_PARAM(emc_cmd_q);
CASE_SET_SDRAM_PARAM(emc_mc2emc_q);
CASE_SET_SDRAM_PARAM(emc_dyn_self_ref_control);
CASE_SET_SDRAM_PARAM(ahb_arbitration_xbar_ctrl_meminit_done);
CASE_SET_SDRAM_PARAM(emc_dev_select);
CASE_SET_SDRAM_PARAM(emc_sel_dpd_ctrl);
CASE_SET_SDRAM_PARAM(emc_dll_xform_dqs0);
CASE_SET_SDRAM_PARAM(emc_dll_xform_dqs1);
CASE_SET_SDRAM_PARAM(emc_dll_xform_dqs2);
CASE_SET_SDRAM_PARAM(emc_dll_xform_dqs3);
CASE_SET_SDRAM_PARAM(emc_dll_xform_dqs4);
CASE_SET_SDRAM_PARAM(emc_dll_xform_dqs5);
CASE_SET_SDRAM_PARAM(emc_dll_xform_dqs6);
CASE_SET_SDRAM_PARAM(emc_dll_xform_dqs7);
CASE_SET_SDRAM_PARAM(emc_dll_xform_quse0);
CASE_SET_SDRAM_PARAM(emc_dll_xform_quse1);
CASE_SET_SDRAM_PARAM(emc_dll_xform_quse2);
CASE_SET_SDRAM_PARAM(emc_dll_xform_quse3);
CASE_SET_SDRAM_PARAM(emc_dll_xform_quse4);
CASE_SET_SDRAM_PARAM(emc_dll_xform_quse5);
CASE_SET_SDRAM_PARAM(emc_dll_xform_quse6);
CASE_SET_SDRAM_PARAM(emc_dll_xform_quse7);
CASE_SET_SDRAM_PARAM(emc_dli_trim_tx_dqs0);
CASE_SET_SDRAM_PARAM(emc_dli_trim_tx_dqs1);
CASE_SET_SDRAM_PARAM(emc_dli_trim_tx_dqs2);
CASE_SET_SDRAM_PARAM(emc_dli_trim_tx_dqs3);
CASE_SET_SDRAM_PARAM(emc_dli_trim_tx_dqs4);
CASE_SET_SDRAM_PARAM(emc_dli_trim_tx_dqs5);
CASE_SET_SDRAM_PARAM(emc_dli_trim_tx_dqs6);
CASE_SET_SDRAM_PARAM(emc_dli_trim_tx_dqs7);
CASE_SET_SDRAM_PARAM(emc_dll_xform_dq0);
CASE_SET_SDRAM_PARAM(emc_dll_xform_dq1);
CASE_SET_SDRAM_PARAM(emc_dll_xform_dq2);
CASE_SET_SDRAM_PARAM(emc_dll_xform_dq3);
CASE_SET_SDRAM_PARAM(emc_zcal_interval);
CASE_SET_SDRAM_PARAM(emc_zcal_init_dev0);
CASE_SET_SDRAM_PARAM(emc_zcal_init_dev1);
CASE_SET_SDRAM_PARAM(emc_zcal_init_wait);
CASE_SET_SDRAM_PARAM(emc_zcal_cold_boot_enable);
CASE_SET_SDRAM_PARAM(emc_zcal_warm_boot_enable);
CASE_SET_SDRAM_PARAM(emc_mrw_lpddr2zcal_warm_boot);
CASE_SET_SDRAM_PARAM(emc_zqcal_ddr3_warm_boot);
CASE_SET_SDRAM_PARAM(emc_zcal_warm_boot_wait);
CASE_SET_SDRAM_PARAM(emc_mrs_warm_boot_enable);
CASE_SET_SDRAM_PARAM(emc_mrs_extra);
CASE_SET_SDRAM_PARAM(emc_warm_boot_mrs);
CASE_SET_SDRAM_PARAM(emc_warm_boot_emrs);
CASE_SET_SDRAM_PARAM(emc_warm_boot_emr2);
CASE_SET_SDRAM_PARAM(emc_warm_boot_emr3);
CASE_SET_SDRAM_PARAM(emc_warm_boot_mrs_extra);
CASE_SET_SDRAM_PARAM(emc_clken_override);
CASE_SET_SDRAM_PARAM(emc_extra_refresh_num);
CASE_SET_SDRAM_PARAM(emc_clken_override_allwarm_boot);
CASE_SET_SDRAM_PARAM(mc_clken_override_allwarm_boot);
CASE_SET_SDRAM_PARAM(emc_cfg_dig_dll_period_warm_boot);
CASE_SET_SDRAM_PARAM(pmc_vddp_sel);
CASE_SET_SDRAM_PARAM(pmc_ddr_cfg);
CASE_SET_SDRAM_PARAM(pmc_io_dpd_req);
CASE_SET_SDRAM_PARAM(pmc_eno_vtt_gen);
CASE_SET_SDRAM_PARAM(pmc_no_io_power);
CASE_SET_SDRAM_PARAM(emc_xm2cmd_pad_ctrl);
CASE_SET_SDRAM_PARAM(emc_xm2cmd_pad_ctrl2);
CASE_SET_SDRAM_PARAM(emc_xm2dqs_pad_ctrl);
CASE_SET_SDRAM_PARAM(emc_xm2dqs_pad_ctrl2);
CASE_SET_SDRAM_PARAM(emc_xm2dqs_pad_ctrl3);
CASE_SET_SDRAM_PARAM(emc_xm2dq_pad_ctrl);
CASE_SET_SDRAM_PARAM(emc_xm2dq_pad_ctrl2);
CASE_SET_SDRAM_PARAM(emc_xm2clk_pad_ctrl);
CASE_SET_SDRAM_PARAM(emc_xm2comp_pad_ctrl);
CASE_SET_SDRAM_PARAM(emc_xm2vttgen_pad_ctrl);
CASE_SET_SDRAM_PARAM(emc_xm2vttgen_pad_ctrl2);
CASE_SET_SDRAM_PARAM(emc_xm2quse_pad_ctrl);
CASE_SET_SDRAM_PARAM(mc_emem_adr_cfg);
CASE_SET_SDRAM_PARAM(mc_emem_adr_cfg_dev0);
CASE_SET_SDRAM_PARAM(mc_emem_adr_cfg_dev1);
CASE_SET_SDRAM_PARAM(mc_emem_arb_cfg);
CASE_SET_SDRAM_PARAM(mc_emem_arb_outstanding_req);
CASE_SET_SDRAM_PARAM(mc_emem_arb_timing_rcd);
CASE_SET_SDRAM_PARAM(mc_emem_arb_timing_rp);
CASE_SET_SDRAM_PARAM(mc_emem_arb_timing_rc);
CASE_SET_SDRAM_PARAM(mc_emem_arb_timing_ras);
CASE_SET_SDRAM_PARAM(mc_emem_arb_timing_faw);
CASE_SET_SDRAM_PARAM(mc_emem_arb_timing_rrd);
CASE_SET_SDRAM_PARAM(mc_emem_arb_timing_rap2pre);
CASE_SET_SDRAM_PARAM(mc_emem_arb_timing_wap2pre);
CASE_SET_SDRAM_PARAM(mc_emem_arb_timing_r2r);
CASE_SET_SDRAM_PARAM(mc_emem_arb_timing_w2w);
CASE_SET_SDRAM_PARAM(mc_emem_arb_timing_r2w);
CASE_SET_SDRAM_PARAM(mc_emem_arb_timing_w2r);
CASE_SET_SDRAM_PARAM(mc_emem_arb_da_turns);
CASE_SET_SDRAM_PARAM(mc_emem_arb_da_covers);
CASE_SET_SDRAM_PARAM(mc_emem_arb_misc0);
CASE_SET_SDRAM_PARAM(mc_emem_arb_misc1);
CASE_SET_SDRAM_PARAM(mc_emem_arb_ring1_throttle);
CASE_SET_SDRAM_PARAM(mc_emem_arb_override);
CASE_SET_SDRAM_PARAM(mc_emem_arb_rsv);
CASE_SET_SDRAM_PARAM(mc_clken_override);
DEFAULT();
}
return 0;
}
int
t30_getbl_param(u_int32_t set,
parse_token id,
u_int32_t *data,
u_int8_t *bct)
{
nvboot_config_table *bct_ptr = (nvboot_config_table *)bct;
if (set >= NVBOOT_MAX_BOOTLOADERS)
return -ENODATA;
if (data == NULL || bct == NULL)
return -ENODATA;
switch (id) {
CASE_GET_BL_PARAM(version);
CASE_GET_BL_PARAM(start_blk);
CASE_GET_BL_PARAM(start_page);
CASE_GET_BL_PARAM(length);
CASE_GET_BL_PARAM(load_addr);
CASE_GET_BL_PARAM(entry_point);
CASE_GET_BL_PARAM(attribute);
case token_bl_crypto_hash:
memcpy(data,
&(bct_ptr->bootloader[set].crypto_hash),
sizeof(nvboot_hash));
break;
default:
return -ENODATA;
}
return 0;
}
int
t30_setbl_param(u_int32_t set,
parse_token id,
u_int32_t *data,
u_int8_t *bct)
{
nvboot_config_table *bct_ptr = (nvboot_config_table *)bct;
if (set >= NVBOOT_MAX_BOOTLOADERS)
return -ENODATA;
if (data == NULL || bct == NULL)
return -ENODATA;
switch (id) {
CASE_SET_BL_PARAM(version);
CASE_SET_BL_PARAM(start_blk);
CASE_SET_BL_PARAM(start_page);
CASE_SET_BL_PARAM(length);
CASE_SET_BL_PARAM(load_addr);
CASE_SET_BL_PARAM(entry_point);
CASE_SET_BL_PARAM(attribute);
case token_bl_crypto_hash:
memcpy(&(bct_ptr->bootloader[set].crypto_hash),
data,
sizeof(nvboot_hash));
break;
default:
return -ENODATA;
}
return 0;
}
int
t30_bct_get_value(parse_token id, u_int32_t *data, u_int8_t *bct)
{
nvboot_config_table *bct_ptr = (nvboot_config_table *)bct;
nvboot_config_table samplebct; /* Used for computing offsets. */
/*
* Note: Not all queries require use of the BCT, so testing for a
* valid BCT is distributed within the code.
*/
if (data == NULL)
return -ENODATA;
switch (id) {
/*
* Simple BCT fields
*/
CASE_GET_NVU32(boot_data_version);
CASE_GET_NVU32(block_size_log2);
CASE_GET_NVU32(page_size_log2);
CASE_GET_NVU32(partition_size);
CASE_GET_NVU32(num_param_sets);
CASE_GET_NVU32(num_sdram_sets);
CASE_GET_NVU32(bootloader_used);
CASE_GET_NVU32(odm_data);
/*
* Constants.
*/
CASE_GET_CONST(bootloaders_max, NVBOOT_MAX_BOOTLOADERS);
CASE_GET_CONST(reserved_size, NVBOOT_BCT_RESERVED_SIZE);
case token_reserved_offset:
*data = (u_int8_t *)&(samplebct.reserved)
- (u_int8_t *)&samplebct;
break;
case token_bct_size:
*data = sizeof(nvboot_config_table);
break;
CASE_GET_CONST(hash_size, sizeof(nvboot_hash));
case token_crypto_offset:
/* Offset to region in BCT to encrypt & sign */
*data = (u_int8_t *)&(samplebct.random_aes_blk)
- (u_int8_t *)&samplebct;
break;
case token_crypto_length:
/* size of region in BCT to encrypt & sign */
*data = sizeof(nvboot_config_table) - sizeof(nvboot_hash);
break;
CASE_GET_CONST(max_bct_search_blks, NVBOOT_MAX_BCT_SEARCH_BLOCKS);
CASE_GET_CONST_PREFIX(dev_type_nand, nvboot);
CASE_GET_CONST_PREFIX(dev_type_sdmmc, nvboot);
CASE_GET_CONST_PREFIX(dev_type_spi, nvboot);
CASE_GET_CONST_PREFIX(sdmmc_data_width_4bit, nvboot);
CASE_GET_CONST_PREFIX(sdmmc_data_width_8bit, nvboot);
CASE_GET_CONST_PREFIX(spi_clock_source_pllp_out0, nvboot);
CASE_GET_CONST_PREFIX(spi_clock_source_pllc_out0, nvboot);
CASE_GET_CONST_PREFIX(spi_clock_source_pllm_out0, nvboot);
CASE_GET_CONST_PREFIX(spi_clock_source_clockm, nvboot);
CASE_GET_CONST_PREFIX(memory_type_none, nvboot);
CASE_GET_CONST_PREFIX(memory_type_ddr, nvboot);
CASE_GET_CONST_PREFIX(memory_type_lpddr, nvboot);
CASE_GET_CONST_PREFIX(memory_type_ddr2, nvboot);
CASE_GET_CONST_PREFIX(memory_type_lpddr2, nvboot);
default:
return -ENODATA;
}
return 0;
}
int
t30_bct_set_value(parse_token id, u_int32_t data, u_int8_t *bct)
{
nvboot_config_table *bct_ptr = (nvboot_config_table *)bct;
if (bct == NULL)
return -ENODATA;
switch (id) {
/*
* Simple BCT fields
*/
CASE_SET_NVU32(boot_data_version);
CASE_SET_NVU32(block_size_log2);
CASE_SET_NVU32(page_size_log2);
CASE_SET_NVU32(partition_size);
CASE_SET_NVU32(num_param_sets);
CASE_SET_NVU32(num_sdram_sets);
CASE_SET_NVU32(bootloader_used);
CASE_SET_NVU32(odm_data);
default:
return -ENODATA;
}
return 0;
}
int
t30_bct_set_data(parse_token id,
u_int8_t *data,
u_int32_t length,
u_int8_t *bct)
{
nvboot_config_table *bct_ptr = (nvboot_config_table *)bct;
if (data == NULL || bct == NULL)
return -ENODATA;
switch (id) {
CASE_SET_DATA(crypto_hash, sizeof(nvboot_hash));
default:
return -ENODATA;
}
return 0;
}
void t30_init_bad_block_table(build_image_context *context)
{
u_int32_t bytes_per_entry;
nvboot_badblock_table *table;
nvboot_config_table *bct;
bct = (nvboot_config_table *)(context->bct);
assert(context != NULL);
assert(bct != NULL);
table = &bct->badblock_table;
bytes_per_entry = ICEIL(context->partition_size,
NVBOOT_BAD_BLOCK_TABLE_SIZE);
table->block_size_log2 = context->block_size_log2;
table->virtual_blk_size_log2 = NV_MAX(ceil_log2(bytes_per_entry),
table->block_size_log2);
table->entries_used = iceil_log2(context->partition_size,
table->virtual_blk_size_log2);
}
void t30_get_cbootimage_interf(bct_parse_interface *cbootimage_bct_interf)
{
cbootimage_bct_interf->init_bad_block_table = t30_init_bad_block_table;
cbootimage_bct_interf->set_dev_param = t30_set_dev_param;
cbootimage_bct_interf->get_dev_param = t30_get_dev_param;
cbootimage_bct_interf->set_sdram_param = t30_set_sdram_param;
cbootimage_bct_interf->get_sdram_param = t30_get_sdram_param;
cbootimage_bct_interf->setbl_param = t30_setbl_param;
cbootimage_bct_interf->getbl_param = t30_getbl_param;
cbootimage_bct_interf->set_value = t30_bct_set_value;
cbootimage_bct_interf->get_value = t30_bct_get_value;
cbootimage_bct_interf->set_data = t30_bct_set_data;
}
Reference in New Issue View Git Blame Copy Permalink