coreboot-mirror
/
hpcorebootfe80
mirror of https://code.fe80.eu/microserver/coreboot.git
1
0
Fork 0
Code Issues Releases Wiki Activity

- simple bug fixes 

git-svn-id: svn://svn.coreboot.org/coreboot/trunk@798 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Eric Biederman 2003-04-24 23:25:29 +00:00
parent 497eb85441
commit 825dd3361b
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
src/mainboard/amd/solo/auto.c
View File

@ -331,13 +331,13 @@ static void sdram_set_registers(void)
* that define the end of the DRAM region.
*/
0xC144, 0x0000f8f8, 0x003f0000,
0xC148, 0x0000f8f8, 0x00000001,
0xC14C, 0x0000f8f8, 0x00000001,
0xC154, 0x0000f8f8, 0x00000002,
0xC158, 0x0000f8f8, 0x00000003,
0xC15C, 0x0000f8f8, 0x00000003,
0xC164, 0x0000f8f8, 0x00000004,
0xC168, 0x0000f8f8, 0x00000005,
0xC16C, 0x0000f8f8, 0x00000005,
0xC174, 0x0000f8f8, 0x00000006,
0xC178, 0x0000f8f8, 0x00000007,
0xC17C, 0x0000f8f8, 0x00000007,
/* DRAM Base i Registers
* F1:0x40 i = 0
* F1:0x48 i = 1
@ -451,7 +451,7 @@ static void sdram_set_registers(void)
0xC198, 0x000000f0, 0x00000000,
0xC1A0, 0x000000f0, 0x00000000,
0xC1A8, 0x000000f0, 0x00000000,
0xC1B0, 0x000000f0, 0x0000a003,
0xC1B0, 0x000000f0, 0x00000a03,
0xC1B8, 0x000000f0, 0x00400003,
/* PCI I/O Limit i Registers