coreboot-mirror
/
hpcorebootfe80
mirror of https://code.fe80.eu/microserver/coreboot.git
1
0
Fork 0
Code Issues Releases Wiki Activity

NOT-FOR-MERGE: disable any mem test on boot 

to reduce the time before ram stage. There seems to be
a hidden watchdog or real watch. maybe TCO is retriggering the
smm while init or so.

Change-Id: I320675b10938c65a381229a26e896e2ded4a2991
This commit is contained in:
Alexander Couzens 2018-03-02 15:00:33 +01:00
parent f7662b18ec
commit 7b5ee9a169
1 changed files with 9 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
src/northbridge/intel/sandybridge/raminit.c
View File

@ -482,16 +482,16 @@ static void init_dram_ddr3(int mobile, int min_tck, int s3resume)
if (!s3resume) {
/* TODO: use PAE */
/* Test memory below 4GiB */
const size_t stepk = IS_ENABLED(CONFIG_RAMINIT_EXTENDED_MEMTEST)
? (64 << 10) : (4 << 10);
const u32 tseg_base = pci_read_config32(PCI_DEV(0, 0, 0), 0xb8);
const size_t endk = (tseg_base & 0xfff00000) >> 10;
//const size_t stepk = IS_ENABLED(CONFIG_RAMINIT_EXTENDED_MEMTEST)
// ? (64 << 10) : (4 << 10);
//const u32 tseg_base = pci_read_config32(PCI_DEV(0, 0, 0), 0xb8);
//const size_t endk = (tseg_base & 0xfff00000) >> 10;
for (size_t basek = 0; basek < endk; basek += stepk)
if (!(basek << 10))
continue;
else
ram_check(basek << 10, (basek + (1 << 10)) << 10);
//for (size_t basek = 0; basek < endk; basek += stepk)
// if (!(basek << 10))
// continue;
// else
// ram_check(basek << 10, (basek + (1 << 10)) << 10);
} else {
/* Non intrusive, fast ram check */