coreboot-mirror
/
fsp
mirror of https://review.coreboot.org/fsp.git
1
0
Fork 0
Code Issues Releases Wiki Activity

Update DenvertonNSFsp.bsf 

additional information to clear confusion regarding SkipMemoryTest PCD

    Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdSkipMemoryTest, "Memory Test", &EN_DIS,
        Help "Enable / Disable Memory Test, refer to FSP Integration Guide for details. When set to 1, Memory Test is skipped."
This commit is contained in:
veusebio 2019-07-31 14:25:34 -07:00 committed by GitHub
parent cd201fc17c
commit 7da972f3ec
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
DenvertonNSFspBinPkg/FspBin/DenvertonNSFsp.bsf
View File

@ -586,7 +586,7 @@ Page "Platform Specific"
Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdMemoryThermalThrottling, "Memory Thermal Throttling", &EN_DIS,
Help "Enable/disable Memory Thermal Throttling management mode"
Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdSkipMemoryTest, "Memory Test", &EN_DIS,
Help "Enable / Disable Memory Test, refer to FSP Integration Guide for details."
Help "Enable / Disable Memory Test, refer to FSP Integration Guide for details. When set to 1, Memory Test is skipped."
Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdUsb2Port1Pin, "USB2 Port 1 OC Pin", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdUsb2Port1Pin,
Help "Map selected OC pin to the port"
Combo $gHarrisonvilleFspPkgTokenSpaceGuid_PcdUsb2Port2Pin, "USB2 Port 2 OC Pin", &gHarrisonvilleFspPkgTokenSpaceGuid_PcdUsb2Port2Pin,