

=====  
Intel(R) Firmware Support Package (Intel® FSP) for Intel® Braswell Platform -  
Release Notes

Release Version: 01010401

November 16, 2015

=====  
=====  
Copyright (c) 2014 - 2015, Intel Corporation.

This Intel® Firmware Support Package ("Software") is furnished under license and may only be used or copied in accordance with the terms of that license.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. The Software is subject to change without notice, and should not be construed as a commitment by Intel Corporation to market, license, sell or support any product or technology. Unless otherwise provided for in the license under which this Software is provided, the Software is provided AS IS, with no warranties of any kind, express or implied.

Except as expressly permitted by the Software license, neither Intel Corporation nor its suppliers assumes any responsibility or liability for any errors or inaccuracies that may appear herein. Except as expressly permitted by the Software license, no part of the Software may be reproduced, stored in a retrieval system, transmitted in any form, or distributed by any means without the express written consent of Intel Corporation.

=====  
=====  
RELEASE NOTES CONTENTS

1. OVERVIEW
2. RELEASE INFORMATION
3. INTEGRATION NOTES
4. SUPPORTED FEATURES
5. FSP CONFIGURATION
6. LIMITATIONS
7. KNOWN ISSUES
8. CHANGE LOG

=====

## 1. OVERVIEW

=====

This package contains required binary image(s) and collateral for the Intel(R) Firmware Support Package (Intel® FSP) for Intel® Braswell platform. It supports platforms with Braswell SOC.

This FSP binary has been validated on a Cherry Hill CRB.

=====

## 2. RELEASE INFORMATION

=====

- Compliant with FSP 1.1 External Architecture Specification.

This release package contains

1. FSP Binary
2. Boot Setting File (BSF)
3. Integration Guide
4. Release Notes

- 5. FSP Sample Code
- 6. Graphics Video BIOS Table (VBT) Files
- 7. Graphics VBT BSF File

=====

### 3. INTEGRATION NOTES

=====

The FSP can be integrated with any bootloader of choice and the integration requirements are documented in the Integration Guide released in this package.

=====

### 4. SUPPORTED FEATURES

=====

- Braswell C0 & D1 stepping SOC
- MRC Version 0x00330007
- MTRR Initialization on all CPU threads
- Graphics Initialization
- SOC IO Controllers Initialization
- PCI Express Root Port Initialization
- Configuration options through Intel binary configuration tool
- Rebase to a different base address through Intel binary configuration tool

=====

### 5. FSP CONFIGURATION

=====

When integrating with a bootloader the FSP should be placed at the same base address that it is configured to.

The default base address for the FSP is documented in the FSP Integration Guide.

The base address for the FSP can be configured to a different address using Intel binary configuration tool.

The FSP also provides a set of configuration options for initializing the SOC and can be customized through Intel binary configuration tool.

Secure Boot can be Enabled/Disabled under the 'Enable Secure Boot' field of the binary configuration tool.

- The 'Auto' selection is deprecated and will be removed in the next release.

Please use Intel binary configuration version 3.2 or newer with this release of FSP.

=====

## 6. GRAPHICS CONFIGURATION

=====

Graphics initialization is supported in this release of FSP. When integrating with a bootloader a reference to the VBT should be passed in to FSP via the UPD PcdGraphicsConfigPtr field.

Preconfigured graphics VBT files for use with the Braswell RVP and the Cherryview CRB platform are included in this release. Additional configuration of the VBT graphics files are possible via the Intel® BMP utility using the VBT BSF, contact your Intel representative for access to BMP.

=====

## 7. LIMITATIONS

=====

---

## 8. KNOWN ISSUES

---

When using BCT to configure "Pnp-Power Performance" option it displays as blank, enable, and disable. Leaving this field blank will leave as default value of 0x3. The settings for this field can be overwritten in Coreboot by modifying UPD PcdPnpSettings field in romstage\_fsp\_rt\_buffer\_callback in Coreboot with the following alternative options:

0x0 , " Disable"

0x1 , " Power"

0x2 , " Performance"

0x3 , " Power & Performance" - Default

---

## 9. CHANGE LOG

---

Release 01010401 FSP\_IMAGE\_ID BSWSBFSP:

- Secure Boot capability added
- Support for IOTG Android OS Boot added
- DDR3 AutoSelfRefresh PCD was added
- Windows 10 Boot Validated
- Bug Fixes
  - LPSS Device Initialization was fixed

Release 01010200:

- Bug Fixes
  - Address Win 8.1 Yellow Bangs
  - Resolve Win 7 boot when CMOS cleared

- Resolve Win 8.1 LPSS Yellow Bang
- Enable Turbo mode support
- Resolve AzaliaVerbTable issue pre-OS

Release 01000200:

- Graphics Updates
- Bug Fixes

Release 01000001:

- Pre Boot Graphics
- Fast Boot
- S3

Release 00070001:

- Initial FSP release