coreboot/src/vendorcode/amd/agesa/f15tn/Proc/GNB/Modules/GnbPcieInitLibV4/PcieMaxPayloadV4.c

296 lines
9.8 KiB
C

/* $NoKeywords:$ */
/**
* @file
*
* Configure Max Payload
*
*
*
* @xrefitem bom "File Content Label" "Release Content"
* @e project: AGESA
* @e sub-project: GNB
* @e \$Revision:
*
*/
/*
*****************************************************************************
*
* Copyright (c) 2008 - 2012, Advanced Micro Devices, Inc.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
* * Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* * Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* * Neither the name of Advanced Micro Devices, Inc. nor the names of
* its contributors may be used to endorse or promote products derived
* from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
* DISCLAIMED. IN NO EVENT SHALL ADVANCED MICRO DEVICES, INC. BE LIABLE FOR ANY
* DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
* ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
* ***************************************************************************
*
*/
/*----------------------------------------------------------------------------------------
* M O D U L E S U S E D
*----------------------------------------------------------------------------------------
*/
#include "AGESA.h"
#include "Ids.h"
#include "amdlib.h"
#include "Gnb.h"
#include "GnbPcie.h"
#include "GnbCommonLib.h"
#include "GnbPcieConfig.h"
#include "GnbPcieInitLibV1.h"
#include "GnbPcieInitLibV4.h"
#include "PcieMaxPayloadV4.h"
#include "GnbRegistersTN.h"
#include "Filecode.h"
#define FILECODE PROC_GNB_MODULES_GNBPCIEINITLIBV4_PCIEMAXPAYLOADV4_FILECODE
/*----------------------------------------------------------------------------------------
* D E F I N I T I O N S A N D M A C R O S
*----------------------------------------------------------------------------------------
*/
/*----------------------------------------------------------------------------------------
* T Y P E D E F S A N D S T R U C T U R E S
*----------------------------------------------------------------------------------------
*/
typedef struct {
GNB_PCI_SCAN_DATA ScanData;
UINT8 MaxPayload;
} PCIE_MAX_PAYLOAD_DATA;
/*----------------------------------------------------------------------------------------
* P R O T O T Y P E S O F L O C A L F U N C T I O N S
*----------------------------------------------------------------------------------------
*/
SCAN_STATUS
PcieGetMaxPayloadCallback (
IN PCI_ADDR Device,
IN OUT GNB_PCI_SCAN_DATA *ScanData
);
SCAN_STATUS
PcieSetMaxPayloadCallback (
IN PCI_ADDR Device,
IN OUT GNB_PCI_SCAN_DATA *ScanData
);
AGESA_STATUS
PciePayloadBlackListFeature (
IN PCI_ADDR Device,
IN UINT8 *MaxPayload,
IN AMD_CONFIG_PARAMS *StdHeader
);
/*----------------------------------------------------------------------------------------*/
/**
* Determine maximum payload size for PCIe segment
*
* Scan through all link in segment to determine maximum payload by EPs.
*
* @param[in] DownstreamPort PCI address of PCIe port
* @param[in] StdHeader Standard configuration header
*
*/
VOID
PcieSetMaxPayload (
IN PCI_ADDR DownstreamPort,
IN AMD_CONFIG_PARAMS *StdHeader
)
{
PCIE_MAX_PAYLOAD_DATA PcieMaxPayloadData;
IDS_HDT_CONSOLE (GNB_TRACE, " PcieSetMaxPayload for Device = %d:%d:%d\n",
DownstreamPort.Address.Bus,
DownstreamPort.Address.Device,
DownstreamPort.Address.Function
);
PcieMaxPayloadData.MaxPayload = MAX_PAYLOAD;
PcieMaxPayloadData.ScanData.StdHeader = StdHeader;
PcieMaxPayloadData.ScanData.GnbScanCallback = PcieGetMaxPayloadCallback;
GnbLibPciScan (DownstreamPort, DownstreamPort, &PcieMaxPayloadData.ScanData);
PcieMaxPayloadData.ScanData.GnbScanCallback = PcieSetMaxPayloadCallback;
GnbLibPciScan (DownstreamPort, DownstreamPort, &PcieMaxPayloadData.ScanData);
IDS_HDT_CONSOLE (GNB_TRACE, " PcieSetMaxPayloadExit\n");
}
/*----------------------------------------------------------------------------------------*/
/**
* Evaluate device Max Payload - save SMALLEST Max Payload for PCIe Segment
*
*
*
* @param[in] Device PCI Address
* @param[in,out] ScanData Scan configuration data
* @retval Scan Status of 0
*/
SCAN_STATUS
PcieGetMaxPayloadCallback (
IN PCI_ADDR Device,
IN OUT GNB_PCI_SCAN_DATA *ScanData
)
{
SCAN_STATUS ScanStatus;
PCIE_MAX_PAYLOAD_DATA *PcieMaxPayloadData;
PCIE_DEVICE_TYPE DeviceType;
UINT32 Value;
UINT8 PcieCapPtr;
UINT8 DeviceMaxPayload;
PcieMaxPayloadData = (PCIE_MAX_PAYLOAD_DATA*) ScanData;
ScanStatus = SCAN_SUCCESS;
IDS_HDT_CONSOLE (GNB_TRACE, " PcieGetMaxPayloadCallback for Device = %d:%d:%d\n",
Device.Address.Bus,
Device.Address.Device,
Device.Address.Function
);
PcieCapPtr = GnbLibFindPciCapability (Device.AddressValue, PCIE_CAP_ID, ScanData->StdHeader);
if (PcieCapPtr != 0) {
GnbLibPciRead (
Device.AddressValue | (PcieCapPtr + PCIE_DEVICE_CAP_REGISTER),
AccessWidth32,
&Value,
ScanData->StdHeader
);
DeviceMaxPayload = (UINT8) (Value & 0x7);
PciePayloadBlackListFeature (Device, &DeviceMaxPayload, ScanData->StdHeader);
IDS_HDT_CONSOLE (GNB_TRACE, " Found DeviceMaxPayload as %d (Value = %x\n", DeviceMaxPayload, Value);
if (DeviceMaxPayload < PcieMaxPayloadData->MaxPayload) {
PcieMaxPayloadData->MaxPayload = DeviceMaxPayload;
}
}
DeviceType = GnbLibGetPcieDeviceType (Device, ScanData->StdHeader);
switch (DeviceType) {
case PcieDeviceRootComplex:
case PcieDeviceDownstreamPort:
case PcieDeviceUpstreamPort:
GnbLibPciScanSecondaryBus (Device, &PcieMaxPayloadData->ScanData);
break;
case PcieDeviceEndPoint:
case PcieDeviceLegacyEndPoint:
break;
default:
break;
}
return SCAN_SUCCESS;
}
/*----------------------------------------------------------------------------------------*/
/**
* Configure the Max Payload setting to all devices in the PCIe Segment
*
*
*
* @param[in] Device PCI Address
* @param[in,out] ScanData Scan configuration data
* @retval Scan Status of 0
*/
SCAN_STATUS
PcieSetMaxPayloadCallback (
IN PCI_ADDR Device,
IN OUT GNB_PCI_SCAN_DATA *ScanData
)
{
SCAN_STATUS ScanStatus;
PCIE_MAX_PAYLOAD_DATA *PcieMaxPayloadData;
PCIE_DEVICE_TYPE DeviceType;
UINT8 PcieCapPtr;
PcieMaxPayloadData = (PCIE_MAX_PAYLOAD_DATA*) ScanData;
ScanStatus = SCAN_SUCCESS;
IDS_HDT_CONSOLE (GNB_TRACE, " PcieSetMaxPayloadCallback for Device = %d:%d:%d to %d\n",
Device.Address.Bus,
Device.Address.Device,
Device.Address.Function,
PcieMaxPayloadData->MaxPayload
);
PcieCapPtr = GnbLibFindPciCapability (Device.AddressValue, PCIE_CAP_ID, ScanData->StdHeader);
if (PcieCapPtr != 0) {
GnbLibPciRMW (
Device.AddressValue | (PcieCapPtr + PCIE_DEVICE_CTRL_REGISTER),
AccessWidth32,
~(UINT32) (0x7 << 5),
((UINT32)PcieMaxPayloadData->MaxPayload << 5),
ScanData->StdHeader
);
}
DeviceType = GnbLibGetPcieDeviceType (Device, ScanData->StdHeader);
switch (DeviceType) {
case PcieDeviceRootComplex:
case PcieDeviceDownstreamPort:
case PcieDeviceUpstreamPort:
GnbLibPciScanSecondaryBus (Device, &PcieMaxPayloadData->ScanData);
break;
case PcieDeviceEndPoint:
case PcieDeviceLegacyEndPoint:
break;
default:
break;
}
return SCAN_SUCCESS;
}
UINT16 PayloadBlacklistDeviceTable[] = {
0x1969, 0x1083, (UINT16) MAX_PAYLOAD_128
};
/*----------------------------------------------------------------------------------------*/
/**
* Pcie Max_Payload_Size Black List
*
*
*
* @param[in] Device PCI_ADDR of PCIe Device to evaluate
* @param[in] MaxPayload Pointer to Max_Payload_Size value
* @param[in] StdHeader Standard configuration header
* @retval AGESA_STATUS
*/
AGESA_STATUS
PciePayloadBlackListFeature (
IN PCI_ADDR Device,
IN UINT8 *MaxPayload,
IN AMD_CONFIG_PARAMS *StdHeader
)
{
UINT32 TargetDeviceId;
UINTN i;
UINT32 DeviceId;
UINT32 VendorId;
GnbLibPciRead (Device.AddressValue, AccessWidth32, &TargetDeviceId, StdHeader);
for (i = 0; i < ARRAY_SIZE(PayloadBlacklistDeviceTable); i = i + 3) {
VendorId = PayloadBlacklistDeviceTable[i];
DeviceId = PayloadBlacklistDeviceTable[i + 1];
if (VendorId == (UINT16)TargetDeviceId) {
if (DeviceId == 0xFFFF || DeviceId == (TargetDeviceId >> 16)) {
*MaxPayload = (UINT8) PayloadBlacklistDeviceTable[i + 2];
}
}
}
return AGESA_SUCCESS;
}