coreboot/util/superiotool
Angel Pons 75439de2d9 util/superiotool: Add ITE IT8616E/IT8656E support
Datasheet is not publicly available. Derive which registers to dump from
IT8625E, since there are mainboards that can use either chip depending
on BOM configuration. Default values are taken from an HP 280 G2 running
a coreboot build that does not configure the Super I/O.

Change-Id: Icc8c56e9cd19e940e85176ac51b8ef978275eb71
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/50457
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Michael Niewöhner <foss@mniewoehner.de>
2021-02-12 07:49:43 +00:00
..
.gitignore .gitignore: Ignore .test/.dependencies globally 2020-10-31 18:21:36 +00:00
COPYING Add a copy of the GPL (trivial). 2007-10-03 18:56:51 +00:00
Makefile util: Add SPDX header, replacing boiler plate where applicable 2020-05-11 17:11:59 +00:00
README Use git HTTP URLs without `/p` in it 2018-04-17 10:38:06 +00:00
ali.c treewide: Remove "this file is part of" lines 2020-05-11 17:11:40 +00:00
amd.c treewide: Remove "this file is part of" lines 2020-05-11 17:11:40 +00:00
aspeed.c treewide: Remove "this file is part of" lines 2020-05-11 17:11:40 +00:00
description.md util: Add description.md to each util 2018-07-26 13:26:50 +00:00
exar.c treewide: Remove "this file is part of" lines 2020-05-11 17:11:40 +00:00
fintek.c treewide: Remove "this file is part of" lines 2020-05-11 17:11:40 +00:00
infineon.c treewide: Remove "this file is part of" lines 2020-05-11 17:11:40 +00:00
ite.c util/superiotool: Add ITE IT8616E/IT8656E support 2021-02-12 07:49:43 +00:00
nsc.c treewide: Remove "this file is part of" lines 2020-05-11 17:11:40 +00:00
nuvoton.c superiotool: Add ID for Nuvoton NCT6797D 2021-01-27 23:21:10 +00:00
pci.c treewide: Remove "this file is part of" lines 2020-05-11 17:11:40 +00:00
serverengines.c treewide: Remove "this file is part of" lines 2020-05-11 17:11:40 +00:00
smsc.c treewide: Remove "this file is part of" lines 2020-05-11 17:11:40 +00:00
superiotool.8 Use more secure HTTPS URLs for coreboot sites 2017-06-07 12:04:50 +02:00
superiotool.c treewide: Remove "this file is part of" lines 2020-05-11 17:11:40 +00:00
superiotool.h treewide: Remove "this file is part of" lines 2020-05-11 17:11:40 +00:00
via.c treewide: Remove "this file is part of" lines 2020-05-11 17:11:40 +00:00
winbond.c treewide: Remove "this file is part of" lines 2020-05-11 17:11:40 +00:00

README

-------------------------------------------------------------------------------
Superiotool README
-------------------------------------------------------------------------------

Superiotool is a user-space utility which can

 - detect which Super I/O chip is soldered onto your mainboard,

 - at which configuration port it's located (usually 0x2e or 0x4e), and

 - dump all register contents of the Super I/O chip, together with the
   default values as per datasheet (to make comparing the values easy).

It is mainly used for coreboot development purposes (see coreboot.org
for details on coreboot), but it may also be useful for other things.


Installation
------------

 $ git clone https://review.coreboot.org/coreboot.git

 $ cd coreboot/util/superiotool

Optional: Edit the Makefile and set 'CONFIG_PCI = no' if you don't want to
support PCI-attached "Super I/Os" (which needs libpci-dev) such as the
VIA VT82686A/B southbridge with integrated Super I/O functionality.

 $ make

 $ sudo make install


Usage
-----

Please read the superiotool(8) manpage or type 'superiotool --help'.

Per default (no options) superiotool will just probe for a Super I/O
and print its vendor, name, ID, revision, and config port.

Typical usage of superiotool:

 - Probe/detect the Super I/O in your mainboard:

   $ superiotool

 - Register dump as table of hex-values of the Super I/O (if detected):

   $ superiotool -d


Supported Super I/O Chips
-------------------------

Please see https://www.coreboot.org/Superiotool#Supported_devices, or type

 $ superiotool -l

There's also a collection of sample register dumps from various Super I/O
chips on that web page. Please send further register dumps (either from a
proprietary BIOS and/or from coreboot) to the coreboot mailing list
(https://www.coreboot.org/Mailinglist).


Website and Mailing List
------------------------

The main website is https://www.coreboot.org/Superiotool.

For additional information, patches, and discussions, please join the
coreboot mailing list at https://www.coreboot.org/Mailinglist, where most
superiotool developers are subscribed.


Copyright and License
---------------------

Superiotool is copyrighted by a number of individual developers. Please
refer to the respective source code files for details.

It is licensed under the terms of the GNU General Public License (GPL),
either version 2 of the license, or (at your option) any later version.


Contributors
------------

Anders Juel Jensen <andersjjensen@gmail.com>
Andriy Gapon <avg@icyb.net.ua>
Arjan Koers <0h3q2rmn2bdb@list.nospam.xutrox.com>
Bingxun Shi <bingxunshi@gmail.com>
Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
David Bartley <dtbartle@csclub.uwaterloo.ca>
David Hendricks <david.hendricks@gmail.com>
Edward O'Callaghan <eocallaghan@alterapraxis.com>
François-Regis Vuillemin <coreboot@miradou.com>
Frieder Ferlemann <Frieder.Ferlemann@web.de>
Idwer Vollering <idwer_v@hotmail.com>
Ioannis Barkas <tripl3fault@yahoo.com>
Josh Profitt <zorn169@gmail.com>
Luc Verhaegen <libv@skynet.be>
Michael Gold <mgold@ncf.ca>
Michał Mirosław <mirq-linux@rere.qmqm.pl>
Nicola Corna <nicola@corna.info>
Nikos Barkas <levelwol@gmail.com>
Rasmus Wiman <rasmus@wiman.org>
Robinson P. Tryon <bishop.robinson@gmail.com>
Ronald Hoogenboom <hoogenboom30@zonnet.nl>
Ronald Minnich <rminnich@gmail.com>
Sean Young <sean@mess.org>
Stefan Reinauer <stepan@coresystems.de>
Tom Sylla <tsylla@gmail.com>
Ulf Jordan <jordan@chalmers.se>
Urja Rannikko <urjaman@gmail.com>
Uwe Hermann <uwe@hermann-uwe.de>
Ward Vandewege <ward@gnu.org>
Wilbert Duijvenvoorde <w.a.n.duijvenvoorde@gmail.com>