coreboot-mirror
/
coreboot
mirror of https://review.coreboot.org/coreboot.git
1
0
Fork 0
Code Issues Releases Wiki Activity

mb/lippert/frontrunner-af: Drop OSFL method in ASL 

Method only set variable OSRV, which nobody evaluates.

Change-Id: I76d86af8ef6b75531f11612935dd097ee1e1a388
Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/50641
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
This commit is contained in:
Kyösti Mälkki 2021-02-09 17:38:23 +02:00
parent 59626b8670
commit e050a01a90
1 changed files with 0 additions and 40 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

40
src/mainboard/lippert/frontrunner-af/dsdt.asl
View File

@ -35,9 +35,6 @@ DefinitionBlock (
Name(UOM8, 6)
Name(UOM9, 6)
/* Some global data */
Name(OSVR, 3) /* Assume nothing. WinXp = 1, Vista = 2, Linux = 3, WinCE = 4 */
/*
* Processor Object
*
@ -234,31 +231,6 @@ DefinitionBlock (
#include <southbridge/amd/cimx/sb800/acpi/pcie.asl>
Scope(\_SB) {
Method(OSFL, 0){
if (OSVR != Ones) {Return(OSVR)} /* OS version was already detected */
if(CondRefOf(\_OSI))
{
OSVR = 1 /* Assume some form of XP */
if (\_OSI("Windows 2006")) /* Vista */
{
OSVR = 2
}
} else {
If(WCMP(\_OS,"Linux")) {
OSVR = 3 /* Linux */
} Else {
OSVR = 4 /* Gotta be WinCE */
}
}
Return(OSVR)
}
} /* End Scope(_SB) */
/* Contains the supported sleep states for this chipset */
#include <southbridge/amd/common/acpi/sleepstates.asl>
@ -752,18 +724,6 @@ DefinitionBlock (
Return(CRES) /* note to change the Name buffer */
} /* end of Method(_SB.PCI0._CRS) */
/*
*
* FIRST METHOD CALLED UPON BOOT
*
* 1. If debugging, print current OS and ACPI interpreter.
* 2. Get PCI Interrupt routing from ACPI VSM, this
* value is based on user choice in BIOS setup.
*/
Method(_INI, 0) {
/* Determine the OS we're running on */
OSFL()
} /* End Method(_SB._INI) */
} /* End Device(PCI0) */
Device(PWRB) { /* Start Power button device */