coreboot-mirror
/
coreboot
mirror of https://review.coreboot.org/coreboot.git
1
0
Fork 0
Code Issues Releases Wiki Activity

soc/intel: Switch guard to CHROMEOS_RAMOOPS 

Change-Id: I484220342b5c1055471403f562a8c9db6a403a05
Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/50605
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
This commit is contained in:
Kyösti Mälkki 2021-02-10 18:10:17 +02:00
parent 7fb69b01c3
commit dc0c02fe34
3 changed files with 4 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/soc/intel/baytrail/northcluster.c
View File

@ -120,7 +120,7 @@ static void nc_read_resources(struct device *dev)
mmio_resource(dev, index++, (0xa0000 >> 10), (0xc0000 - 0xa0000) >> 10);
reserved_ram_resource(dev, index++, (0xc0000 >> 10), (0x100000 - 0xc0000) >> 10);
if (CONFIG(CHROMEOS))
if (CONFIG(CHROMEOS_RAMOOPS))
chromeos_reserve_ram_oops(dev, index++);
}

2
src/soc/intel/braswell/northcluster.c
View File

@ -146,7 +146,7 @@ static void nc_read_resources(struct device *dev)
size_k = RES_IN_KiB(0x00100000);
mmio_resource(dev, index++, base_k, size_k);
if (CONFIG(CHROMEOS))
if (CONFIG(CHROMEOS_RAMOOPS))
chromeos_reserve_ram_oops(dev, index++);
}

8
src/vendorcode/google/chromeos/chromeos.h
View File

@ -34,16 +34,12 @@ struct device;
#if CONFIG(CHROMEOS_RAMOOPS)
void chromeos_ram_oops_init(chromeos_acpi_t *chromeos);
#if CONFIG(CHROMEOS_RAMOOPS_DYNAMIC)
static inline void chromeos_reserve_ram_oops(struct device *dev, int idx) {}
#else /* CONFIG_CHROMEOS_RAMOOPS_DYNAMIC */
void chromeos_reserve_ram_oops(struct device *dev, int idx);
#endif /* CONFIG_CHROMEOS_RAMOOPS_DYNAMIC */
#else /* !CONFIG_CHROMEOS_RAMOOPS */
static inline void chromeos_ram_oops_init(chromeos_acpi_t *chromeos) {}
static inline void chromeos_reserve_ram_oops(struct device *dev, int idx) {}
#endif /* CONFIG_CHROMEOS_RAMOOPS */
void chromeos_reserve_ram_oops(struct device *dev, int idx);
void cbmem_add_vpd_calibration_data(void);
void chromeos_set_me_hash(u32*, int);