coreboot-mirror
/
coreboot
mirror of https://review.coreboot.org/coreboot.git
1
0
Fork 0
Code Issues Releases Wiki Activity

util/*: more typo fixes 

Found by: util/lint/checkpatch.pl --types TYPO_SPELLING --fix-inplace
--strict --terse -f $(find util -name '*.[ch]')

Change-Id: I059071fd3a2edb41c72fc57fccbb520bd2ebb757
Signed-off-by: Patrick Georgi <pgeorgi@google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/38651
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr>
This commit is contained in:
Patrick Georgi 2020-01-30 12:58:08 +01:00 committed by Felix Held
parent 34ca460af3
commit 220c2092ae
8 changed files with 11 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
util/cbfstool/elf.h
View File

@ -318,7 +318,7 @@ typedef struct
#define SHT_FINI_ARRAY 15 /* Array of destructors */
#define SHT_PREINIT_ARRAY 16 /* Array of pre-constructors */
#define SHT_GROUP 17 /* Section group */
#define SHT_SYMTAB_SHNDX 18 /* Extended section indeces */
#define SHT_SYMTAB_SHNDX 18 /* Extended section indices */
#define SHT_NUM 19 /* Number of defined types. */
#define SHT_LOOS 0x60000000 /* Start OS-specific. */
#define SHT_GNU_HASH 0x6ffffff6 /* GNU-style hash table. */
@ -1697,9 +1697,9 @@ typedef Elf32_Addr Elf32_Conflict;
#define EFA_PARISC_1_1 0x0210 /* PA-RISC 1.1 big-endian. */
#define EFA_PARISC_2_0 0x0214 /* PA-RISC 2.0 big-endian. */
/* Additional section indeces. */
/* Additional section indices. */
#define SHN_PARISC_ANSI_COMMON 0xff00 /* Section for tenatively declared
#define SHN_PARISC_ANSI_COMMON 0xff00 /* Section for tentatively declared
symbols in ANSI C. */
#define SHN_PARISC_HUGE_COMMON 0xff01 /* Common blocks in huge model. */

2
util/cbfstool/flashmap/fmap.h
View File

@ -91,7 +91,7 @@ extern long int fmap_find(const uint8_t *image, unsigned int len);
*
* @map: raw map data
*
* returns 0 to indiciate success
* returns 0 to indicate success
* returns <0 to indicate failure
*/
extern int fmap_print(const struct fmap *map);

2
util/cbmem/cbmem.c
View File

@ -258,7 +258,7 @@ static int find_cbmem_entry(uint32_t id, uint64_t *addr, size_t *size)
* passed in memory offset. Could be called recursively in case a forwarding
* entry is found.
*
* Returns pointer to a memory buffer containg the timestamp table or zero if
* Returns pointer to a memory buffer containing the timestamp table or zero if
* none found.
*/

2
util/marvell/doimage_mv/doimage.c
View File

@ -589,7 +589,7 @@ int build_headers(USER_OPTIONS *opt, char *buf_in)
For NAND it should be aligned to 512 bytes boundary
(for ECC)
The image immediately follows the header block,
so if the source addess is undefined, it should be
so if the source address is undefined, it should be
derived from the header size.
The headers size is always alighed to 4 byte
boundary */

2
util/nvramtool/accessors/layout-text.c
View File

@ -536,7 +536,7 @@ static int process_enum(FILE * f, int skip_add)
/****************************************************************************
* process_checksum_info
*
* Get line conatining CMOS checksum information.
* Get line containing CMOS checksum information.
****************************************************************************/
static void process_checksum_info(FILE * f)
{

2
util/nvramtool/cbfs.h
View File

@ -53,7 +53,7 @@ typedef uint16_t u16;
typedef uint8_t u8;
/** These are standard values for the known compression
alogrithms that coreboot knows about for stages and
algorithms that coreboot knows about for stages and
payloads. Of course, other CBFS users can use whatever
values they want, as long as they understand them. */

2
util/pgtblgen/pgtblgen.c
View File

@ -26,7 +26,7 @@
static void usage(char *argv[])
{
printf("usage: %s -b <addr> -a <arch> -o <file>\n", argv[0]);
printf(" -a\t architecure. Supported: x86_64\n");
printf(" -a\t architecture. Supported: x86_64\n");
printf(" -b\t base address\n");
printf(" -o\t the file to write to\n");
printf(" -h\t show this help text\n");

4
util/superiotool/ite.c
View File

@ -99,7 +99,7 @@ static const struct superio_registers reg_table[] = {
{NOLDN, "Chip Version",
{0x22,EOT},
{0x21,EOT}},
{NOLDN, "Super I/O Control Reigster (SIOCTRL)",
{NOLDN, "Super I/O Control Register (SIOCTRL)",
{0x23,EOT},
{0x01,EOT}},
{NOLDN, "Super I/O Configuration Register (SIOIRQ)",
@ -227,7 +227,7 @@ static const struct superio_registers reg_table[] = {
{NOLDN, "Chip Version",
{0x22,EOT},
{0x63,EOT}},
{NOLDN, "Super I/O Control Reigster (SIOCTRL)",
{NOLDN, "Super I/O Control Register (SIOCTRL)",
{0x23,EOT},
{0x01,EOT}},
{NOLDN, "Super I/O Configuration Register (SIOIRQ)",