From 030d338bb23459dfd2f3f710e92a4031845c0e13 Mon Sep 17 00:00:00 2001 From: Elyes HAOUAS Date: Fri, 12 Feb 2021 08:17:35 +0100 Subject: [PATCH] nb/intel: Add missing MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Add needed but missing . Change-Id: I801be1ca8da4b1641941d5571d2aa298470f407b Signed-off-by: Elyes HAOUAS Reviewed-on: https://review.coreboot.org/c/coreboot/+/50578 Reviewed-by: Kyösti Mälkki Reviewed-by: Angel Pons Tested-by: build bot (Jenkins) --- src/northbridge/intel/gm45/memmap.c | 3 ++- src/northbridge/intel/haswell/northbridge.c | 2 +- src/northbridge/intel/haswell/raminit.c | 2 ++ src/northbridge/intel/i945/memmap.c | 2 +- src/northbridge/intel/pineview/memmap.c | 2 +- src/northbridge/intel/x4x/memmap.c | 2 +- 6 files changed, 8 insertions(+), 5 deletions(-) diff --git a/src/northbridge/intel/gm45/memmap.c b/src/northbridge/intel/gm45/memmap.c index 4fe3998beebf..28edb381a1f1 100644 --- a/src/northbridge/intel/gm45/memmap.c +++ b/src/northbridge/intel/gm45/memmap.c @@ -3,7 +3,6 @@ // Use simple device model for this file even in ramstage #define __SIMPLE_DEVICE__ -#include #include #include #include @@ -13,6 +12,8 @@ #include #include #include +#include + #include "gm45.h" /* diff --git a/src/northbridge/intel/haswell/northbridge.c b/src/northbridge/intel/haswell/northbridge.c index 501caf17f11c..c59dce792f2c 100644 --- a/src/northbridge/intel/haswell/northbridge.c +++ b/src/northbridge/intel/haswell/northbridge.c @@ -3,7 +3,6 @@ #include #include #include -#include #include #include #include @@ -14,6 +13,7 @@ #include #include #include +#include #include "chip.h" #include "haswell.h" diff --git a/src/northbridge/intel/haswell/raminit.c b/src/northbridge/intel/haswell/raminit.c index 9617ffb59d17..96e6a2aeffa6 100644 --- a/src/northbridge/intel/haswell/raminit.c +++ b/src/northbridge/intel/haswell/raminit.c @@ -16,6 +16,8 @@ #include #include #include +#include + #include "raminit.h" #include "pei_data.h" #include "haswell.h" diff --git a/src/northbridge/intel/i945/memmap.c b/src/northbridge/intel/i945/memmap.c index c92e4662d682..1dea21c6d67e 100644 --- a/src/northbridge/intel/i945/memmap.c +++ b/src/northbridge/intel/i945/memmap.c @@ -12,7 +12,7 @@ #include #include #include -#include +#include /* Decodes TSEG region size to bytes. */ u32 decode_tseg_size(const u8 esmramc) diff --git a/src/northbridge/intel/pineview/memmap.c b/src/northbridge/intel/pineview/memmap.c index 58342795b238..c02cf3571223 100644 --- a/src/northbridge/intel/pineview/memmap.c +++ b/src/northbridge/intel/pineview/memmap.c @@ -13,7 +13,7 @@ #include #include #include -#include +#include /** Decodes used Graphics Mode Select (GMS) to kilobytes. */ u32 decode_igd_memory_size(const u32 gms) diff --git a/src/northbridge/intel/x4x/memmap.c b/src/northbridge/intel/x4x/memmap.c index 5114e0bc3eee..6170e41a3cf8 100644 --- a/src/northbridge/intel/x4x/memmap.c +++ b/src/northbridge/intel/x4x/memmap.c @@ -4,7 +4,6 @@ #include #include -#include #include #include #include @@ -14,6 +13,7 @@ #include #include #include +#include /** Decodes used Graphics Mode Select (GMS) to kilobytes. */ u32 decode_igd_memory_size(const u32 gms)