Merge changes from topic "srm/Errata_ABI_El3" into integration
* changes: docs(errata_abi): document the errata abi changes feat(fvp): enable errata management interface fix(cpus): workaround platforms non-arm interconnect refactor(errata_abi): factor in non-arm interconnect feat(errata_abi): errata management firmware interface
This commit is contained in:
Madhukar Pappireddy
TrustedFirmware Code Review
commit
fdf9d768ea
4
Makefile
4
Makefile
|
|
@ -1177,6 +1177,8 @@ $(eval $(call assert_booleans,\
|
|||
SIMICS_BUILD \
|
||||
FEATURE_DETECTION \
|
||||
TRNG_SUPPORT \
|
||||
ERRATA_ABI_SUPPORT \
|
||||
ERRATA_NON_ARM_INTERCONNECT \
|
||||
CONDITIONAL_CMO \
|
||||
)))
|
||||
|
||||
|
|
@ -1309,6 +1311,8 @@ $(eval $(call add_defines,\
|
|||
TRUSTED_BOARD_BOOT \
|
||||
CRYPTO_SUPPORT \
|
||||
TRNG_SUPPORT \
|
||||
ERRATA_ABI_SUPPORT \
|
||||
ERRATA_NON_ARM_INTERCONNECT \
|
||||
USE_COHERENT_MEM \
|
||||
USE_DEBUGFS \
|
||||
ARM_IO_IN_DTB \
|
||||
|
|
|
|||
|
|
@ -91,6 +91,10 @@ ifneq (${ENABLE_SPE_FOR_NS},0)
|
|||
BL31_SOURCES += lib/extensions/spe/spe.c
|
||||
endif
|
||||
|
||||
ifeq (${ERRATA_ABI_SUPPORT},1)
|
||||
BL31_SOURCES += services/std_svc/errata_abi/errata_abi_main.c
|
||||
endif
|
||||
|
||||
ifneq (${ENABLE_FEAT_AMU},0)
|
||||
BL31_SOURCES += ${AMU_SOURCES}
|
||||
endif
|
||||
|
|
|
|||
|
|
@ -46,6 +46,10 @@ BL32_SOURCES += services/std_svc/trng/trng_main.c \
|
|||
services/std_svc/trng/trng_entropy_pool.c
|
||||
endif
|
||||
|
||||
ifeq (${ERRATA_ABI_SUPPORT}, 1)
|
||||
BL32_SOURCES += services/std_svc/errata_abi/errata_abi_main.c
|
||||
endif
|
||||
|
||||
ifneq (${ENABLE_SYS_REG_TRACE_FOR_NS},0)
|
||||
BL32_SOURCES += lib/extensions/sys_reg_trace/aarch32/sys_reg_trace.c
|
||||
endif
|
||||
|
|
|
|||
|
|
@ -662,6 +662,9 @@ subsections:
|
|||
- title: TRNG
|
||||
scope: trng
|
||||
|
||||
- title: ERRATA_ABI
|
||||
scope: errata_abi
|
||||
|
||||
- title: Libraries
|
||||
|
||||
subsections:
|
||||
|
|
|
|||
|
|
@ -317,6 +317,11 @@ For Cortex-A78, the following errata build flags are defined :
|
|||
CPU. This needs to be enabled for revisions r0p0, r1p0, r1p1, and r1p2, and
|
||||
it is still open.
|
||||
|
||||
- ``ERRATA_A78_2712571``: This applies erratum 2712571 workaround to Cortex-A78
|
||||
CPU, this erratum affects system configurations that do not use an ARM
|
||||
interconnect IP. This needs to be enabled for revisions r0p0, r1p0, r1p1
|
||||
and r1p2 and it is still open.
|
||||
|
||||
- ``ERRATA_A78_2742426``: This applies erratum 2742426 workaround to Cortex-A78
|
||||
CPU. This needs to be enabled for revisions r0p0, r1p0, r1p1 and r1p2 and
|
||||
it is still open.
|
||||
|
|
@ -347,6 +352,11 @@ For Cortex-A78 AE, the following errata build flags are defined :
|
|||
Cortex-A78 AE CPU. This needs to be enabled for revisions r0p0 and r0p1. This
|
||||
erratum is still open.
|
||||
|
||||
- ``ERRATA_A78_AE_2712574`` : This applies erratum 2712574 workaround to
|
||||
Cortex-A78 AE CPU. This erratum affects system configurations that do not use
|
||||
an ARM interconnect IP. This needs to be enabled for revisions r0p0, r0p1 and
|
||||
r0p2. This erratum is still open.
|
||||
|
||||
For Cortex-A78C, the following errata build flags are defined :
|
||||
|
||||
- ``ERRATA_A78C_1827430`` : This applies errata 1827430 workaround to
|
||||
|
|
@ -373,6 +383,11 @@ For Cortex-A78C, the following errata build flags are defined :
|
|||
Cortex-A78C CPU. This needs to be enabled for revisions r0p1 and r0p2. This
|
||||
erratum is still open.
|
||||
|
||||
- ``ERRATA_A78C_2712575`` : This applies erratum 2712575 workaround to
|
||||
Cortex-A78C CPU, this erratum affects system configurations that do not use
|
||||
an ARM interconnect IP. This needs to be enabled for revisions r0p1 and r0p2
|
||||
and is still open.
|
||||
|
||||
- ``ERRATA_A78C_2772121`` : This applies errata 2772121 workaround to
|
||||
Cortex-A78C CPU. This needs to be enabled for revisions r0p0, r0p1 and r0p2.
|
||||
This erratum is still open.
|
||||
|
|
@ -488,6 +503,11 @@ For Neoverse V1, the following errata build flags are defined :
|
|||
CPU. This needs to be enabled for revisions r0p0, r1p0 and r1p1 of the CPU.
|
||||
It is still open.
|
||||
|
||||
- ``ERRATA_V1_2701953``: This applies erratum 2701953 workaround to Neoverse-V1
|
||||
CPU, this erratum affects system configurations that do not use an ARM
|
||||
interconnect IP. This needs to be enabled for revisions r0p0, r1p0 and r1p1.
|
||||
It has been fixed in r1p2.
|
||||
|
||||
- ``ERRATA_V1_2743093``: This applies errata 2743093 workaround to Neoverse-V1
|
||||
CPU. This needs to be enabled for revisions r0p0, r1p0, r1p1 and r1p2 of the
|
||||
CPU. It is still open.
|
||||
|
|
@ -500,6 +520,13 @@ For Neoverse V1, the following errata build flags are defined :
|
|||
CPU. This needs to be enabled for revisions r0p0, r1p0, r1p1, r1p2 of the
|
||||
CPU. It is still open.
|
||||
|
||||
For Neoverse V2, the following errata build flags are defined :
|
||||
|
||||
- ``ERRATA_V2_2719103``: This applies errata 2719103 workaround to Neoverse-V2
|
||||
CPU, this affects system configurations that do not use and ARM interconnect
|
||||
IP. This needs to be enabled for revisions r0p0 and r0p1. It has been fixed
|
||||
in r0p2.
|
||||
|
||||
For Cortex-A710, the following errata build flags are defined :
|
||||
|
||||
- ``ERRATA_A710_1987031``: This applies errata 1987031 workaround to
|
||||
|
|
@ -558,6 +585,11 @@ For Cortex-A710, the following errata build flags are defined :
|
|||
Cortex-A710 CPU. This needs to be enabled for revisions r0p0, r1p0 and r2p0
|
||||
of the CPU and is fixed in r2p1.
|
||||
|
||||
- ``ERRATA_A710_2701952``: This applies erratum 2701952 workaround to Cortex-A710
|
||||
CPU, and applies to system configurations that do not use and ARM
|
||||
interconnect IP. This needs to be enabled for r0p0, r1p0, r2p0 and r2p1 and
|
||||
is still open.
|
||||
|
||||
- ``ERRATA_A710_2768515``: This applies errata 2768515 workaround to
|
||||
Cortex-A710 CPU. This needs to be enabled for revisions r0p0, r1p0, r2p0 and
|
||||
r2p1 of the CPU and is still open.
|
||||
|
|
@ -610,6 +642,11 @@ For Neoverse N2, the following errata build flags are defined :
|
|||
CPU. This needs to be enabled for revisions r0p0, r0p1 and r0p2. It is fixed
|
||||
in r0p3.
|
||||
|
||||
- ``ERRATA_N2_2728475``: This applies erratum 2728475 workaround to Neoverse-N2
|
||||
CPU, this erratum affects system configurations that do not use and ARM
|
||||
interconnect IP. This needs to be enabled for revisions r0p0, r0p1 and r0p2.
|
||||
It is fixed in r0p3.
|
||||
|
||||
For Cortex-X2, the following errata build flags are defined :
|
||||
|
||||
- ``ERRATA_X2_2002765``: This applies errata 2002765 workaround to Cortex-X2
|
||||
|
|
@ -647,6 +684,11 @@ For Cortex-X2, the following errata build flags are defined :
|
|||
CPU. This needs to be enabled for revisions r0p0, r1p0 and r2p0 of the CPU
|
||||
and is fixed in r2p1.
|
||||
|
||||
- ``ERRATA_X2_2701952``: This applies erratum 2701952 workaround to Cortex-X2
|
||||
CPU and affects system configurations that do not use an ARM interconnect IP.
|
||||
This needs to be enabled for revisions r0p0, r1p0, r2p0 and r2p1 and is
|
||||
still open.
|
||||
|
||||
- ``ERRATA_X2_2768515``: This applies errata 2768515 workaround to Cortex-X2
|
||||
CPU. This needs to be enabled for revisions r0p0, r1p0, r2p0 and r2p1 of the
|
||||
CPU and is still open.
|
||||
|
|
@ -709,6 +751,13 @@ For Cortex-A510, the following errata build flags are defined :
|
|||
Cortex-A510 CPU. This needs to be applied to revision r0p0, r0p1, r0p2,
|
||||
r0p3, r1p0, r1p1 and r1p2. It is fixed in r1p3.
|
||||
|
||||
For Cortex-A715, the following errata build flags are defined :
|
||||
|
||||
- ``ERRATA_A715_2701951``: This applies erratum 2701951 workaround to Cortex-A715
|
||||
CPU and affects system configurations that do not use an ARM interconnect
|
||||
IP. This needs to be applied to revisions r0p0, r1p0 and r1p1. It is fixed
|
||||
in r1p2.
|
||||
|
||||
DSU Errata Workarounds
|
||||
----------------------
|
||||
|
||||
|
|
|
|||
|
|
@ -1130,6 +1130,13 @@ Common build options
|
|||
means platform hook won't be checked and CMOs will always be performed when
|
||||
related functions are called.
|
||||
|
||||
- ``ERRATA_ABI_SUPPORT``: Boolean option to enable support for Errata management
|
||||
firmware interface for the BL31 image. By default its disabled (``0``).
|
||||
|
||||
- ``ERRATA_NON_ARM_INTERCONNECT``: Boolean option to enable support for the
|
||||
errata mitigation for platforms with a non-arm interconnect using the errata
|
||||
ABI. By default its disabled (``0``).
|
||||
|
||||
GICv3 driver options
|
||||
--------------------
|
||||
|
||||
|
|
|
|||
|
|
@ -69,3 +69,4 @@
|
|||
.. |UEFI| replace:: :term:`UEFI`
|
||||
.. |WDOG| replace:: :term:`WDOG`
|
||||
.. |XLAT| replace:: :term:`XLAT`
|
||||
.. |ERRATA_ABI| replace:: :term:`ERRATA_ABI`
|
||||
|
|
|
|||
|
|
@ -70,6 +70,9 @@ You can find additional definitions in the `Arm Glossary`_.
|
|||
EHF
|
||||
Exception Handling Framework
|
||||
|
||||
ERRATA_ABI
|
||||
Errata management firmware interface
|
||||
|
||||
FCONF
|
||||
Firmware Configuration Framework
|
||||
|
||||
|
|
|
|||
|
|
@ -1,5 +1,5 @@
|
|||
/*
|
||||
* Copyright (c) 2016-2022, ARM Limited and Contributors. All rights reserved.
|
||||
* Copyright (c) 2016-2023, ARM Limited and Contributors. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
|
@ -16,8 +16,10 @@
|
|||
#define MIDR_IMPL_SHIFT U(24)
|
||||
#define MIDR_VAR_SHIFT U(20)
|
||||
#define MIDR_VAR_BITS U(4)
|
||||
#define MIDR_VAR_MASK U(0xf)
|
||||
#define MIDR_REV_SHIFT U(0)
|
||||
#define MIDR_REV_BITS U(4)
|
||||
#define MIDR_REV_MASK U(0xf)
|
||||
#define MIDR_PN_MASK U(0xfff)
|
||||
#define MIDR_PN_SHIFT U(4)
|
||||
|
||||
|
|
|
|||
|
|
@ -0,0 +1,48 @@
|
|||
/*
|
||||
* Copyright (c) 2023, Arm Limited. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#ifndef ERRATA_ABI_SVC_H
|
||||
#define ERRATA_ABI_SVC_H
|
||||
|
||||
#include <lib/smccc.h>
|
||||
|
||||
#define ARM_EM_VERSION U(0x840000F0)
|
||||
#define ARM_EM_FEATURES U(0x840000F1)
|
||||
#define ARM_EM_CPU_ERRATUM_FEATURES U(0x840000F2)
|
||||
|
||||
/* EM version numbers */
|
||||
#define EM_VERSION_MAJOR (0x1)
|
||||
#define EM_VERSION_MINOR (0x0)
|
||||
|
||||
/* EM CPU_ERRATUM_FEATURES return codes */
|
||||
#define EM_HIGHER_EL_MITIGATION (3)
|
||||
#define EM_NOT_AFFECTED (2)
|
||||
#define EM_AFFECTED (1)
|
||||
#define EM_SUCCESS (0)
|
||||
#define EM_NOT_SUPPORTED (-1)
|
||||
#define EM_INVALID_PARAMETERS (-2)
|
||||
#define EM_UNKNOWN_ERRATUM (-3)
|
||||
|
||||
#if ERRATA_ABI_SUPPORT
|
||||
bool is_errata_fid(uint32_t smc_fid);
|
||||
#else
|
||||
static inline bool is_errata_fid(uint32_t smc_fid)
|
||||
{
|
||||
return false;
|
||||
}
|
||||
#endif /* ERRATA_ABI_SUPPORT */
|
||||
uintptr_t errata_abi_smc_handler(
|
||||
uint32_t smc_fid,
|
||||
u_register_t x1,
|
||||
u_register_t x2,
|
||||
u_register_t x3,
|
||||
u_register_t x4,
|
||||
void *cookie,
|
||||
void *handle,
|
||||
u_register_t flags
|
||||
);
|
||||
#endif /* ERRATA_ABI_SVC_H */
|
||||
|
||||
|
|
@ -324,6 +324,11 @@ CPU_FLAG_LIST += ERRATA_A78_2376745
|
|||
# to revisions r0p0, r1p0, r1p1, and r1p2 of the A78 cpu. It is still open.
|
||||
CPU_FLAG_LIST += ERRATA_A78_2395406
|
||||
|
||||
# Flag to apply erratum 2712571 workaround for non-arm interconnect ip. This
|
||||
# erratum applies to revisions r0p0, r1p0, r1p1, and r1p2 of the A78 cpu.
|
||||
# It is fixed in r1p2.
|
||||
CPU_FLAG_LIST += ERRATA_A78_2712571
|
||||
|
||||
# Flag to apply erratum 2742426 workaround during reset. This erratum
|
||||
# applies to revisions r0p0, r1p0, r1p1 and r1p2 of the A78 cpu. It is still
|
||||
# open.
|
||||
|
|
@ -362,6 +367,11 @@ CPU_FLAG_LIST += ERRATA_A78C_1827430
|
|||
# to revision r0p0 of the A78C cpu. It is fixed in r0p1.
|
||||
CPU_FLAG_LIST += ERRATA_A78C_1827440
|
||||
|
||||
# Flag to apply erratum 2712574 workaround for non-arm interconnect ip. This
|
||||
# erratum applies to revisions r0p0, r0p1 and r0p2 of the A78 AE cpu.
|
||||
# It is still open.
|
||||
CPU_FLAG_LIST += ERRATA_A78_AE_2712574
|
||||
|
||||
# Flag to apply erratum 2132064 workaround during reset. This erratum applies
|
||||
# to revisions r0p1 and r0p2 of the A78C cpu. It is still open.
|
||||
CPU_FLAG_LIST += ERRATA_A78C_2132064
|
||||
|
|
@ -378,6 +388,11 @@ CPU_FLAG_LIST += ERRATA_A78C_2376749
|
|||
# to revisions r0p1 and r0p2 of the A78C cpu. It is still open.
|
||||
CPU_FLAG_LIST += ERRATA_A78C_2395411
|
||||
|
||||
# Flag to apply erratum 2712575 workaround for non-arm interconnect ip. This
|
||||
# erratum applies to revisions r0p1 and r0p2 of the A78C cpu.
|
||||
# It is still open.
|
||||
CPU_FLAG_LIST += ERRATA_A78C_2712575
|
||||
|
||||
# Flag to apply erratum 2772121 workaround during powerdown. This erratum
|
||||
# applies to revisions r0p0, r0p1 and r0p2 of the A78C cpu. It is still open.
|
||||
CPU_FLAG_LIST += ERRATA_A78C_2772121
|
||||
|
|
@ -509,6 +524,11 @@ CPU_FLAG_LIST += ERRATA_V1_2294912
|
|||
# to revisions r0p0, r1p0 and r1p1 of the Neoverse V1 cpu and is still open.
|
||||
CPU_FLAG_LIST += ERRATA_V1_2372203
|
||||
|
||||
# Flag to apply erratum 2701953 workaround to non-arm interconnect ip. This
|
||||
# erratum applies to revisions r0p0, r1p0, r1p1 of the Neoverse V1 cpu,
|
||||
# it is fixed in r1p2.
|
||||
CPU_FLAG_LIST += ERRATA_V1_2701953
|
||||
|
||||
# Flag to apply erratum 2743093 workaround during powerdown. This erratum
|
||||
# applies to revisions r0p0, r1p0, r1p1 and r1p2 of the Neoverse V1 cpu and is
|
||||
# still open.
|
||||
|
|
@ -581,6 +601,11 @@ CPU_FLAG_LIST += ERRATA_A710_2008768
|
|||
# to revision r0p0, r1p0 and r2p0 of the Cortex-A710 cpu and is fixed in r2p1.
|
||||
CPU_FLAG_LIST += ERRATA_A710_2371105
|
||||
|
||||
# Flag to apply erratum 2701952 workaround for non-arm interconnect ip. This
|
||||
# erratum applies to revision r0p0, r1p0, r2p0, r2p1 of the Cortex-A710 cpu
|
||||
# and is still open.
|
||||
CPU_FLAG_LIST += ERRATA_A710_2701952
|
||||
|
||||
# Flag to apply erratum 2768515 workaround during power down. This erratum
|
||||
# applies to revision r0p0, r1p0, r2p0 and r2p1 of the Cortex-A710 cpu and is
|
||||
# still open.
|
||||
|
|
@ -638,6 +663,11 @@ CPU_FLAG_LIST += ERRATA_N2_2376738
|
|||
# to revision r0p0 of the Neoverse N2 cpu, it is fixed in r0p1.
|
||||
CPU_FLAG_LIST += ERRATA_N2_2388450
|
||||
|
||||
# Flag to apply erratum 2728475 workaround for non-arm interconnect ip. This
|
||||
# erratum applies to r0p0, r0p1, r0p2 of the Neoverse N2 cpu, it is fixed in
|
||||
# r0p3.
|
||||
CPU_FLAG_LIST += ERRATA_N2_2728475
|
||||
|
||||
# Flag to apply erratum 2743089 workaround during during powerdown. This erratum
|
||||
# applies to all revisions <= r0p2 of the Neoverse N2 cpu, it is fixed in r0p3.
|
||||
CPU_FLAG_LIST += ERRATA_N2_2743089
|
||||
|
|
@ -682,6 +712,11 @@ CPU_FLAG_LIST += ERRATA_X2_2282622
|
|||
# to revision r0p0, r1p0 and r2p0 of the Cortex-X2 cpu and is fixed in r2p1.
|
||||
CPU_FLAG_LIST += ERRATA_X2_2371105
|
||||
|
||||
# Flag to apply erratum 2701952 workaround for non-arm interconnect ip. This
|
||||
# erratum applies to revisions r0p0, r1p0, r2p0, r2p1 of the Cortex-x2 cpu
|
||||
# and is still open.
|
||||
CPU_FLAG_LIST += ERRATA_X2_2701952
|
||||
|
||||
# Flag to apply erratum 2768515 workaround during power down. This erratum
|
||||
# applies to revision r0p0, r1p0, r2p0 and r2p1 of the Cortex-X2 cpu and is
|
||||
# still open.
|
||||
|
|
@ -743,6 +778,14 @@ CPU_FLAG_LIST += ERRATA_A510_2666669
|
|||
# Cortex-A510 cpu and is fixed in r1p3.
|
||||
CPU_FLAG_LIST += ERRATA_A510_2684597
|
||||
|
||||
# Flag to apply erratum 2719103 workaround for non-arm interconnect ip. This
|
||||
# erratum applies to revisions r0p0, rop1. Fixed in r0p2.
|
||||
CPU_FLAG_LIST += ERRATA_V2_2719103
|
||||
|
||||
# Flag to apply erratum 2701951 workaround for non-arm interconnect ip.
|
||||
# This erratum applies to revisions r0p0, r1p0, and r1p1. Its is fixed in r1p2.
|
||||
CPU_FLAG_LIST += ERRATA_A715_2701951
|
||||
|
||||
# Flag to apply DSU erratum 798953. This erratum applies to DSUs revision r0p0.
|
||||
# Applying the workaround results in higher DSU power consumption on idle.
|
||||
CPU_FLAG_LIST += ERRATA_DSU_798953
|
||||
|
|
|
|||
|
|
@ -291,6 +291,12 @@ SDEI_SUPPORT := 0
|
|||
# True Random Number firmware Interface support
|
||||
TRNG_SUPPORT := 0
|
||||
|
||||
# Check to see if Errata ABI is supported
|
||||
ERRATA_ABI_SUPPORT := 0
|
||||
|
||||
# Check to enable Errata ABI for platforms with non-arm interconnect
|
||||
ERRATA_NON_ARM_INTERCONNECT := 0
|
||||
|
||||
# SMCCC PCI support
|
||||
SMC_PCI_SUPPORT := 0
|
||||
|
||||
|
|
|
|||
|
|
@ -0,0 +1,61 @@
|
|||
#
|
||||
# Copyright (c) 2023, Arm Limited and Contributors. All rights reserved.
|
||||
#
|
||||
# SPDX-License-Identifier: BSD-3-Clause
|
||||
#
|
||||
|
||||
|
||||
#/*
|
||||
# * TODO: below lines of code to be removed
|
||||
# * after abi and framework are synchronized
|
||||
# */
|
||||
|
||||
ifeq (${ERRATA_ABI_SUPPORT}, 1)
|
||||
# enable the cpu macros for errata abi interface
|
||||
ifeq (${ARCH}, aarch64)
|
||||
ifeq (${HW_ASSISTED_COHERENCY}, 0)
|
||||
CORTEX_A35_H_INC := 1
|
||||
CORTEX_A53_H_INC := 1
|
||||
CORTEX_A57_H_INC := 1
|
||||
CORTEX_A72_H_INC := 1
|
||||
CORTEX_A73_H_INC := 1
|
||||
$(eval $(call add_define, CORTEX_A35_H_INC))
|
||||
$(eval $(call add_define, CORTEX_A53_H_INC))
|
||||
$(eval $(call add_define, CORTEX_A57_H_INC))
|
||||
$(eval $(call add_define, CORTEX_A72_H_INC))
|
||||
$(eval $(call add_define, CORTEX_A73_H_INC))
|
||||
else
|
||||
ifeq (${CTX_INCLUDE_AARCH32_REGS}, 0)
|
||||
CORTEX_A76_H_INC := 1
|
||||
CORTEX_A77_H_INC := 1
|
||||
CORTEX_A78_H_INC := 1
|
||||
NEOVERSE_N1_H_INC := 1
|
||||
NEOVERSE_V1_H_INC := 1
|
||||
CORTEX_A78_AE_H_INC := 1
|
||||
CORTEX_A510_H_INC := 1
|
||||
CORTEX_A710_H_INC := 1
|
||||
CORTEX_A715_H_INC := 1
|
||||
CORTEX_A78C_H_INC := 1
|
||||
CORTEX_X2_H_INC := 1
|
||||
$(eval $(call add_define, CORTEX_A76_H_INC))
|
||||
$(eval $(call add_define, CORTEX_A77_H_INC))
|
||||
$(eval $(call add_define, CORTEX_A78_H_INC))
|
||||
$(eval $(call add_define, NEOVERSE_N1_H_INC))
|
||||
$(eval $(call add_define, NEOVERSE_V1_H_INC))
|
||||
$(eval $(call add_define, CORTEX_A78_AE_H_INC))
|
||||
$(eval $(call add_define, CORTEX_A510_H_INC))
|
||||
$(eval $(call add_define, CORTEX_A710_H_INC))
|
||||
$(eval $(call add_define, CORTEX_A715_H_INC))
|
||||
$(eval $(call add_define, CORTEX_A78C_H_INC))
|
||||
$(eval $(call add_define, CORTEX_X2_H_INC))
|
||||
endif
|
||||
CORTEX_A55_H_INC := 1
|
||||
CORTEX_A75_H_INC := 1
|
||||
$(eval $(call add_define, CORTEX_A55_H_INC))
|
||||
$(eval $(call add_define, CORTEX_A75_H_INC))
|
||||
endif
|
||||
else
|
||||
CORTEX_A32_H_INC := 1
|
||||
$(eval $(call add_define, CORTEX_A32_H_INC))
|
||||
endif
|
||||
endif
|
||||
|
|
@ -524,3 +524,7 @@ ifeq (${PLATFORM_TEST_RAS_FFH}, 1)
|
|||
$(error "PLATFORM_TEST_RAS_FFH expects RAS_EXTENSION to be 1")
|
||||
endif
|
||||
endif
|
||||
|
||||
ifeq (${ERRATA_ABI_SUPPORT}, 1)
|
||||
include plat/arm/board/fvp/fvp_cpu_errata.mk
|
||||
endif
|
||||
|
|
|
|||
|
|
@ -0,0 +1,72 @@
|
|||
/*
|
||||
* Copyright (c) 2023, Arm Limited and Contributors. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#ifndef ERRATA_CPUSPEC_H
|
||||
#define ERRATA_CPUSPEC_H
|
||||
|
||||
#include <stdint.h>
|
||||
#include <arch_helpers.h>
|
||||
|
||||
#if __aarch64__
|
||||
#include <cortex_a35.h>
|
||||
#include <cortex_a510.h>
|
||||
#include <cortex_a53.h>
|
||||
#include <cortex_a57.h>
|
||||
#include <cortex_a55.h>
|
||||
#include <cortex_a710.h>
|
||||
#include <cortex_a72.h>
|
||||
#include <cortex_a73.h>
|
||||
#include <cortex_a75.h>
|
||||
#include <cortex_a76.h>
|
||||
#include <cortex_a77.h>
|
||||
#include <cortex_a78.h>
|
||||
#include <cortex_a78_ae.h>
|
||||
#include <cortex_a78c.h>
|
||||
#include <cortex_makalu.h>
|
||||
#include <cortex_x1.h>
|
||||
#include <cortex_x2.h>
|
||||
#include <neoverse_n1.h>
|
||||
#include <neoverse_n2.h>
|
||||
#include <neoverse_v1.h>
|
||||
#include <neoverse_v2.h>
|
||||
#else
|
||||
#include <cortex_a15.h>
|
||||
#include <cortex_a17.h>
|
||||
#include <cortex_a57.h>
|
||||
#include <cortex_a9.h>
|
||||
#endif
|
||||
|
||||
#define MAX_ERRATA_ENTRIES 16
|
||||
|
||||
#define ERRATA_LIST_END (MAX_ERRATA_ENTRIES - 1)
|
||||
|
||||
/* Default values for unused memory in the array */
|
||||
#define UNDEF_ERRATA {UINT_MAX, UCHAR_MAX, UCHAR_MAX, false, false}
|
||||
|
||||
#define EXTRACT_PARTNUM(x) ((x >> MIDR_PN_SHIFT) & MIDR_PN_MASK)
|
||||
|
||||
#define RXPX_RANGE(x, y, z) (((x >= y) && (x <= z)) ? true : false)
|
||||
|
||||
/*
|
||||
* CPU specific values for errata handling
|
||||
*/
|
||||
struct em_cpu{
|
||||
unsigned int em_errata_id;
|
||||
unsigned char em_rxpx_lo; /* lowest revision of errata applicable for the cpu */
|
||||
unsigned char em_rxpx_hi; /* highest revision of errata applicable for the cpu */
|
||||
bool errata_enabled; /* indicate if errata enabled */
|
||||
/* flag to indicate if errata query is based out of non-arm interconnect */
|
||||
bool non_arm_interconnect;
|
||||
};
|
||||
|
||||
struct em_cpu_list{
|
||||
/* field to hold cpu specific part number defined in midr reg */
|
||||
unsigned long cpu_partnumber;
|
||||
struct em_cpu cpu_errata_list[MAX_ERRATA_ENTRIES];
|
||||
};
|
||||
|
||||
int32_t verify_errata_implemented(uint32_t errata_id, uint32_t forward_flag);
|
||||
#endif /* ERRATA_CPUSPEC_H */
|
||||
|
|
@ -0,0 +1,570 @@
|
|||
/*
|
||||
* Copyright (c) 2023, Arm Limited and Contributors. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#include <assert.h>
|
||||
#include "cpu_errata_info.h"
|
||||
#include <lib/smccc.h>
|
||||
#include <lib/utils_def.h>
|
||||
#include <services/errata_abi_svc.h>
|
||||
#include <smccc_helpers.h>
|
||||
|
||||
/*
|
||||
* Global pointer that points to the specific
|
||||
* structure based on the MIDR part number
|
||||
*/
|
||||
struct em_cpu_list *cpu_ptr;
|
||||
|
||||
extern uint8_t cpu_get_rev_var(void);
|
||||
|
||||
/* Structure array that holds CPU specific errata information */
|
||||
struct em_cpu_list cpu_list[] = {
|
||||
#if CORTEX_A9_H_INC
|
||||
{
|
||||
.cpu_partnumber = CORTEX_A9_MIDR,
|
||||
.cpu_errata_list = {
|
||||
[0] = {794073, 0x00, 0xFF, ERRATA_A9_794073},
|
||||
[1 ... ERRATA_LIST_END] = UNDEF_ERRATA,
|
||||
}
|
||||
},
|
||||
#endif /* CORTEX_A9_H_INC */
|
||||
|
||||
#if CORTEX_A15_H_INC
|
||||
{
|
||||
.cpu_partnumber = CORTEX_A15_MIDR,
|
||||
.cpu_errata_list = {
|
||||
[0] = {816470, 0x30, 0xFF, ERRATA_A15_816470},
|
||||
[1] = {827671, 0x30, 0xFF, ERRATA_A15_827671},
|
||||
[2 ... ERRATA_LIST_END] = UNDEF_ERRATA,
|
||||
}
|
||||
},
|
||||
#endif /* CORTEX_A15_H_INC */
|
||||
|
||||
#if CORTEX_A17_H_INC
|
||||
{
|
||||
.cpu_partnumber = CORTEX_A17_MIDR,
|
||||
.cpu_errata_list = {
|
||||
[0] = {852421, 0x00, 0x12, ERRATA_A17_852421},
|
||||
[1] = {852423, 0x00, 0x12, ERRATA_A17_852423},
|
||||
[2 ... ERRATA_LIST_END] = UNDEF_ERRATA,
|
||||
}
|
||||
},
|
||||
#endif /* CORTEX_A17_H_INC */
|
||||
|
||||
#if CORTEX_A35_H_INC
|
||||
{
|
||||
.cpu_partnumber = CORTEX_A35_MIDR,
|
||||
.cpu_errata_list = {
|
||||
[0] = {855472, 0x00, 0x00, ERRATA_A35_855472},
|
||||
[1 ... ERRATA_LIST_END] = UNDEF_ERRATA,
|
||||
}
|
||||
},
|
||||
#endif /* CORTEX_A35_H_INC */
|
||||
|
||||
#if CORTEX_A53_H_INC
|
||||
{
|
||||
.cpu_partnumber = CORTEX_A53_MIDR,
|
||||
.cpu_errata_list = {
|
||||
[0] = {819472, 0x00, 0x01, ERRATA_A53_819472},
|
||||
[1] = {824069, 0x00, 0x02, ERRATA_A53_824069},
|
||||
[2] = {826319, 0x00, 0x02, ERRATA_A53_826319},
|
||||
[3] = {827319, 0x00, 0x02, ERRATA_A53_827319},
|
||||
[4] = {835769, 0x00, 0x04, ERRATA_A53_835769},
|
||||
[5] = {836870, 0x00, 0x03, ERRATA_A53_836870},
|
||||
[6] = {843419, 0x00, 0x04, ERRATA_A53_843419},
|
||||
[7] = {855873, 0x03, 0xFF, ERRATA_A53_855873},
|
||||
[8] = {1530924, 0x00, 0xFF, ERRATA_A53_1530924},
|
||||
[9 ... ERRATA_LIST_END] = UNDEF_ERRATA,
|
||||
}
|
||||
},
|
||||
#endif /* CORTEX_A53_H_INC */
|
||||
|
||||
#if CORTEX_A55_H_INC
|
||||
{
|
||||
.cpu_partnumber = CORTEX_A55_MIDR,
|
||||
.cpu_errata_list = {
|
||||
[0] = {768277, 0x00, 0x00, ERRATA_A55_768277},
|
||||
[1] = {778703, 0x00, 0x00, ERRATA_A55_778703},
|
||||
[2] = {798797, 0x00, 0x00, ERRATA_A55_798797},
|
||||
[3] = {846532, 0x00, 0x01, ERRATA_A55_846532},
|
||||
[4] = {903758, 0x00, 0x01, ERRATA_A55_903758},
|
||||
[5] = {1221012, 0x00, 0x10, ERRATA_A55_1221012},
|
||||
[6] = {1530923, 0x00, 0xFF, ERRATA_A55_1530923},
|
||||
[7 ... ERRATA_LIST_END] = UNDEF_ERRATA,
|
||||
}
|
||||
},
|
||||
#endif /* CORTEX_A55_H_INC */
|
||||
|
||||
#if CORTEX_A57_H_INC
|
||||
{
|
||||
.cpu_partnumber = CORTEX_A57_MIDR,
|
||||
.cpu_errata_list = {
|
||||
[0] = {806969, 0x00, 0x00, ERRATA_A57_806969},
|
||||
[1] = {813419, 0x00, 0x00, ERRATA_A57_813419},
|
||||
[2] = {813420, 0x00, 0x00, ERRATA_A57_813420},
|
||||
[3] = {814670, 0x00, 0x00, ERRATA_A57_814670},
|
||||
[4] = {817169, 0x00, 0x01, ERRATA_A57_817169},
|
||||
[5] = {826974, 0x00, 0x11, ERRATA_A57_826974},
|
||||
[6] = {826977, 0x00, 0x11, ERRATA_A57_826977},
|
||||
[7] = {828024, 0x00, 0x11, ERRATA_A57_828024},
|
||||
[8] = {829520, 0x00, 0x12, ERRATA_A57_829520},
|
||||
[9] = {833471, 0x00, 0x12, ERRATA_A57_833471},
|
||||
[10] = {859972, 0x00, 0x13, ERRATA_A57_859972},
|
||||
[11] = {1319537, 0x00, 0xFF, ERRATA_A57_1319537},
|
||||
[12 ... ERRATA_LIST_END] = UNDEF_ERRATA,
|
||||
}
|
||||
},
|
||||
#endif /* CORTEX_A57_H_INC */
|
||||
|
||||
#if CORTEX_A72_H_INC
|
||||
{
|
||||
.cpu_partnumber = CORTEX_A72_MIDR,
|
||||
.cpu_errata_list = {
|
||||
[0] = {859971, 0x00, 0x03, ERRATA_A72_859971},
|
||||
[1] = {1319367, 0x00, 0xFF, ERRATA_A72_1319367},
|
||||
[2 ... ERRATA_LIST_END] = UNDEF_ERRATA,
|
||||
}
|
||||
},
|
||||
#endif /* CORTEX_A72_H_INC */
|
||||
|
||||
#if CORTEX_A73_H_INC
|
||||
{
|
||||
.cpu_partnumber = CORTEX_A73_MIDR,
|
||||
.cpu_errata_list = {
|
||||
[0] = {852427, 0x00, 0x00, ERRATA_A73_852427},
|
||||
[1] = {855423, 0x00, 0x01, ERRATA_A73_855423},
|
||||
[2 ... ERRATA_LIST_END] = UNDEF_ERRATA,
|
||||
}
|
||||
},
|
||||
#endif /* CORTEX_A73_H_INC */
|
||||
|
||||
#if CORTEX_A75_H_INC
|
||||
{
|
||||
.cpu_partnumber = CORTEX_A75_MIDR,
|
||||
.cpu_errata_list = {
|
||||
[0] = {764081, 0x00, 0x00, ERRATA_A75_764081},
|
||||
[1] = {790748, 0x00, 0x00, ERRATA_A75_790748},
|
||||
[2 ... ERRATA_LIST_END] = UNDEF_ERRATA,
|
||||
}
|
||||
},
|
||||
#endif /* CORTEX_A75_H_INC */
|
||||
|
||||
#if CORTEX_A76_H_INC
|
||||
{
|
||||
.cpu_partnumber = CORTEX_A76_MIDR,
|
||||
.cpu_errata_list = {
|
||||
[0] = {1073348, 0x00, 0x10, ERRATA_A76_1073348},
|
||||
[1] = {1130799, 0x00, 0x20, ERRATA_A76_1130799},
|
||||
[2] = {1165522, 0x00, 0xFF, ERRATA_A76_1165522},
|
||||
[3] = {1220197, 0x00, 0x20, ERRATA_A76_1220197},
|
||||
[4] = {1257314, 0x00, 0x30, ERRATA_A76_1257314},
|
||||
[5] = {1262606, 0x00, 0x30, ERRATA_A76_1262606},
|
||||
[6] = {1262888, 0x00, 0x30, ERRATA_A76_1262888},
|
||||
[7] = {1275112, 0x00, 0x30, ERRATA_A76_1275112},
|
||||
[8] = {1791580, 0x00, 0x40, ERRATA_A76_1791580},
|
||||
[9] = {1868343, 0x00, 0x40, ERRATA_A76_1868343},
|
||||
[10] = {1946160, 0x30, 0x41, ERRATA_A76_1946160},
|
||||
[11 ... ERRATA_LIST_END] = UNDEF_ERRATA,
|
||||
}
|
||||
},
|
||||
#endif /* CORTEX_A76_H_INC */
|
||||
|
||||
#if CORTEX_A77_H_INC
|
||||
{
|
||||
.cpu_partnumber = CORTEX_A77_MIDR,
|
||||
.cpu_errata_list = {
|
||||
[0] = {1508412, 0x00, 0x10, ERRATA_A77_1508412},
|
||||
[1] = {1791578, 0x00, 0x11, ERRATA_A77_1791578},
|
||||
[2] = {1800714, 0x00, 0x11, ERRATA_A77_1800714},
|
||||
[3] = {1925769, 0x00, 0x11, ERRATA_A77_1925769},
|
||||
[4] = {1946167, 0x00, 0x11, ERRATA_A77_1946167},
|
||||
[5] = {2356587, 0x00, 0x11, ERRATA_A77_2356587},
|
||||
[6] = {2743100, 0x00, 0x11, ERRATA_A77_2743100},
|
||||
[7 ... ERRATA_LIST_END] = UNDEF_ERRATA,
|
||||
}
|
||||
},
|
||||
#endif /* CORTEX_A77_H_INC */
|
||||
|
||||
#if CORTEX_A78_H_INC
|
||||
{
|
||||
.cpu_partnumber = CORTEX_A78_MIDR,
|
||||
.cpu_errata_list = {
|
||||
[0] = {1688305, 0x00, 0x10, ERRATA_A78_1688305},
|
||||
[1] = {1821534, 0x00, 0x10, ERRATA_A78_1821534},
|
||||
[2] = {1941498, 0x00, 0x11, ERRATA_A78_1941498},
|
||||
[3] = {1951500, 0x10, 0x11, ERRATA_A78_1951500},
|
||||
[4] = {1952683, 0x00, 0x00, ERRATA_A78_1952683},
|
||||
[5] = {2132060, 0x00, 0x12, ERRATA_A78_2132060},
|
||||
[6] = {2242635, 0x10, 0x12, ERRATA_A78_2242635},
|
||||
[7] = {2376745, 0x00, 0x12, ERRATA_A78_2376745},
|
||||
[8] = {2395406, 0x00, 0x12, ERRATA_A78_2395406},
|
||||
[9] = {2712571, 0x00, 0x12, ERRATA_A78_2712571, \
|
||||
ERRATA_NON_ARM_INTERCONNECT},
|
||||
[10] = {2742426, 0x00, 0x12, ERRATA_A78_2742426},
|
||||
[11] = {2772019, 0x00, 0x12, ERRATA_A78_2772019},
|
||||
[12] = {2779479, 0x00, 0x12, ERRATA_A78_2779479},
|
||||
[13 ... ERRATA_LIST_END] = UNDEF_ERRATA,
|
||||
}
|
||||
},
|
||||
#endif /* CORTEX_A78_H_INC */
|
||||
|
||||
#if CORTEX_A78_AE_H_INC
|
||||
{
|
||||
.cpu_partnumber = CORTEX_A78_AE_MIDR,
|
||||
.cpu_errata_list = {
|
||||
[0] = {1941500, 0x00, 0x01, ERRATA_A78_AE_1941500},
|
||||
[1] = {1951502, 0x00, 0x01, ERRATA_A78_AE_1951502},
|
||||
[2] = {2376748, 0x00, 0x01, ERRATA_A78_AE_2376748},
|
||||
[3] = {2395408, 0x00, 0x01, ERRATA_A78_AE_2395408},
|
||||
[4] = {2712574, 0x00, 0x02, ERRATA_A78_AE_2712574, \
|
||||
ERRATA_NON_ARM_INTERCONNECT},
|
||||
[5 ... ERRATA_LIST_END] = UNDEF_ERRATA,
|
||||
}
|
||||
},
|
||||
#endif /* CORTEX_A78_AE_H_INC */
|
||||
|
||||
#if CORTEX_A78C_H_INC
|
||||
{
|
||||
.cpu_partnumber = CORTEX_A78C_MIDR,
|
||||
.cpu_errata_list = {
|
||||
[0] = {2132064, 0x01, 0x02, ERRATA_A78C_2132064},
|
||||
[1] = {2242638, 0x01, 0x02, ERRATA_A78C_2242638},
|
||||
[2] = {2376749, 0x01, 0x02, ERRATA_A78C_2376749},
|
||||
[3] = {2395411, 0x01, 0x02, ERRATA_A78C_2395411},
|
||||
[4] = {2712575, 0x01, 0x02, ERRATA_A78C_2712575, \
|
||||
ERRATA_NON_ARM_INTERCONNECT},
|
||||
[5] = {2772121, 0x00, 0x02, ERRATA_A78C_2772121},
|
||||
[6] = {2779484, 0x01, 0x02, ERRATA_A78C_2779484},
|
||||
[7 ... ERRATA_LIST_END] = UNDEF_ERRATA,
|
||||
}
|
||||
},
|
||||
#endif /* CORTEX_A78C_H_INC */
|
||||
|
||||
#if CORTEX_X1_H_INC
|
||||
{
|
||||
.cpu_partnumber = CORTEX_X1_MIDR,
|
||||
.cpu_errata_list = {
|
||||
[0] = {1688305, 0x00, 0x10, ERRATA_X1_1688305},
|
||||
[1] = {1821534, 0x00, 0x10, ERRATA_X1_1821534},
|
||||
[2] = {1827429, 0x00, 0x10, ERRATA_X1_1827429},
|
||||
[3 ... ERRATA_LIST_END] = UNDEF_ERRATA,
|
||||
}
|
||||
},
|
||||
#endif /* CORTEX_X1_H_INC */
|
||||
|
||||
#if NEOVERSE_N1_H_INC
|
||||
{
|
||||
.cpu_partnumber = NEOVERSE_N1_MIDR,
|
||||
.cpu_errata_list = {
|
||||
[0] = {1073348, 0x00, 0x10, ERRATA_N1_1073348},
|
||||
[1] = {1130799, 0x00, 0x20, ERRATA_N1_1130799},
|
||||
[2] = {1165347, 0x00, 0x20, ERRATA_N1_1165347},
|
||||
[3] = {1207823, 0x00, 0x20, ERRATA_N1_1207823},
|
||||
[4] = {1220197, 0x00, 0x20, ERRATA_N1_1220197},
|
||||
[5] = {1257314, 0x00, 0x30, ERRATA_N1_1257314},
|
||||
[6] = {1262606, 0x00, 0x30, ERRATA_N1_1262606},
|
||||
[7] = {1262888, 0x00, 0x30, ERRATA_N1_1262888},
|
||||
[8] = {1275112, 0x00, 0x30, ERRATA_N1_1275112},
|
||||
[9] = {1315703, 0x00, 0x30, ERRATA_N1_1315703},
|
||||
[10] = {1542419, 0x30, 0x40, ERRATA_N1_1542419},
|
||||
[11] = {1868343, 0x00, 0x40, ERRATA_N1_1868343},
|
||||
[12] = {1946160, 0x30, 0x41, ERRATA_N1_1946160},
|
||||
[13] = {2743102, 0x00, 0x41, ERRATA_N1_2743102},
|
||||
[14 ... ERRATA_LIST_END] = UNDEF_ERRATA,
|
||||
}
|
||||
},
|
||||
#endif /* NEOVERSE_N1_H_INC */
|
||||
|
||||
#if NEOVERSE_V1_H_INC
|
||||
{
|
||||
.cpu_partnumber = NEOVERSE_V1_MIDR,
|
||||
.cpu_errata_list = {
|
||||
[0] = {1618635, 0x00, 0x0F, ERRATA_V1_1618635},
|
||||
[1] = {1774420, 0x00, 0x10, ERRATA_V1_1774420},
|
||||
[2] = {1791573, 0x00, 0x10, ERRATA_V1_1791573},
|
||||
[3] = {1852267, 0x00, 0x10, ERRATA_V1_1852267},
|
||||
[4] = {1925756, 0x00, 0x11, ERRATA_V1_1925756},
|
||||
[5] = {1940577, 0x10, 0x11, ERRATA_V1_1940577},
|
||||
[6] = {1966096, 0x10, 0x11, ERRATA_V1_1966096},
|
||||
[7] = {2108267, 0x00, 0x11, ERRATA_V1_2108267},
|
||||
[8] = {2139242, 0x00, 0x11, ERRATA_V1_2139242},
|
||||
[9] = {2216392, 0x10, 0x11, ERRATA_V1_2216392},
|
||||
[10] = {2294912, 0x00, 0x11, ERRATA_V1_2294912},
|
||||
[11] = {2372203, 0x00, 0x11, ERRATA_V1_2372203},
|
||||
[12] = {2701953, 0x00, 0x11, ERRATA_V1_2701953, \
|
||||
ERRATA_NON_ARM_INTERCONNECT},
|
||||
[13] = {2743093, 0x00, 0x12, ERRATA_V1_2743093},
|
||||
[14] = {2779461, 0x00, 0x12, ERRATA_V1_2779461},
|
||||
[15 ... ERRATA_LIST_END] = UNDEF_ERRATA,
|
||||
}
|
||||
},
|
||||
#endif /* NEOVERSE_V1_H_INC */
|
||||
|
||||
#if CORTEX_A710_H_INC
|
||||
{
|
||||
.cpu_partnumber = CORTEX_A710_MIDR,
|
||||
.cpu_errata_list = {
|
||||
[0] = {1987031, 0x00, 0x20, ERRATA_A710_1987031},
|
||||
[1] = {2008768, 0x00, 0x20, ERRATA_A710_2008768},
|
||||
[2] = {2017096, 0x00, 0x20, ERRATA_A710_2017096},
|
||||
[3] = {2055002, 0x10, 0x20, ERRATA_A710_2055002},
|
||||
[4] = {2058056, 0x00, 0x10, ERRATA_A710_2058056},
|
||||
[5] = {2081180, 0x00, 0x20, ERRATA_A710_2081180},
|
||||
[6] = {2083908, 0x20, 0x20, ERRATA_A710_2083908},
|
||||
[7] = {2136059, 0x00, 0x20, ERRATA_A710_2136059},
|
||||
[8] = {2147715, 0x20, 0x20, ERRATA_A710_2147715},
|
||||
[9] = {2216384, 0x00, 0x20, ERRATA_A710_2216384},
|
||||
[10] = {2267065, 0x00, 0x20, ERRATA_A710_2267065},
|
||||
[11] = {2282622, 0x00, 0x21, ERRATA_A710_2282622},
|
||||
[12] = {2291219, 0x00, 0x20, ERRATA_A710_2291219},
|
||||
[13] = {2371105, 0x00, 0x20, ERRATA_A710_2371105},
|
||||
[14] = {2701952, 0x00, 0x21, ERRATA_A710_2701952, \
|
||||
ERRATA_NON_ARM_INTERCONNECT},
|
||||
[15] = {2768515, 0x00, 0x21, ERRATA_A710_2768515}
|
||||
}
|
||||
},
|
||||
#endif /* CORTEX_A710_H_INC */
|
||||
|
||||
#if NEOVERSE_N2_H_INC
|
||||
{
|
||||
.cpu_partnumber = NEOVERSE_N2_MIDR,
|
||||
.cpu_errata_list = {
|
||||
[0] = {2002655, 0x00, 0x00, ERRATA_N2_2002655},
|
||||
[1] = {2025414, 0x00, 0x00, ERRATA_N2_2025414},
|
||||
[2] = {2067956, 0x00, 0x00, ERRATA_N2_2067956},
|
||||
[3] = {2138953, 0x00, 0x00, ERRATA_N2_2138953},
|
||||
[4] = {2138956, 0x00, 0x00, ERRATA_N2_2138956},
|
||||
[5] = {2138958, 0x00, 0x00, ERRATA_N2_2138958},
|
||||
[6] = {2189731, 0x00, 0x00, ERRATA_N2_2189731},
|
||||
[7] = {2242400, 0x00, 0x00, ERRATA_N2_2242400},
|
||||
[8] = {2242415, 0x00, 0x00, ERRATA_N2_2242415},
|
||||
[9] = {2280757, 0x00, 0x00, ERRATA_N2_2280757},
|
||||
[10] = {2326639, 0x00, 0x00, ERRATA_N2_2326639},
|
||||
[11] = {2376738, 0x00, 0x00, ERRATA_N2_2376738},
|
||||
[12] = {2388450, 0x00, 0x00, ERRATA_N2_2388450},
|
||||
[13] = {2728475, 0x00, 0x02, ERRATA_N2_2728475, \
|
||||
ERRATA_NON_ARM_INTERCONNECT},
|
||||
[14] = {2743089, 0x00, 0x02, ERRATA_N2_2743089},
|
||||
[15 ... ERRATA_LIST_END] = UNDEF_ERRATA,
|
||||
}
|
||||
},
|
||||
#endif /* NEOVERSE_N2_H_INC */
|
||||
|
||||
#if CORTEX_X2_H_INC
|
||||
{
|
||||
.cpu_partnumber = CORTEX_X2_MIDR,
|
||||
.cpu_errata_list = {
|
||||
[0] = {2002765, 0x00, 0x20, ERRATA_X2_2002765},
|
||||
[1] = {2017096, 0x00, 0x20, ERRATA_X2_2017096},
|
||||
[2] = {2058056, 0x00, 0x20, ERRATA_X2_2058056},
|
||||
[3] = {2081180, 0x00, 0x20, ERRATA_X2_2081180},
|
||||
[4] = {2083908, 0x00, 0x20, ERRATA_X2_2083908},
|
||||
[5] = {2147715, 0x20, 0x20, ERRATA_X2_2147715},
|
||||
[6] = {2216384, 0x00, 0x20, ERRATA_X2_2216384},
|
||||
[7] = {2282622, 0x00, 0x21, ERRATA_X2_2282622},
|
||||
[8] = {2371105, 0x00, 0x21, ERRATA_X2_2371105},
|
||||
[9] = {2701952, 0x00, 0x21, ERRATA_X2_2701952, \
|
||||
ERRATA_NON_ARM_INTERCONNECT},
|
||||
[10] = {2768515, 0x00, 0x21, ERRATA_X2_2768515},
|
||||
[11 ... ERRATA_LIST_END] = UNDEF_ERRATA,
|
||||
}
|
||||
},
|
||||
#endif /* CORTEX_X2_H_INC */
|
||||
|
||||
#if CORTEX_A510_H_INC
|
||||
{
|
||||
.cpu_partnumber = CORTEX_A510_MIDR,
|
||||
.cpu_errata_list = {
|
||||
[0] = {1922240, 0x00, 0x00, ERRATA_A510_1922240},
|
||||
[1] = {2041909, 0x02, 0x02, ERRATA_A510_2041909},
|
||||
[2] = {2042739, 0x00, 0x02, ERRATA_A510_2042739},
|
||||
[3] = {2172148, 0x00, 0x10, ERRATA_A510_2172148},
|
||||
[4] = {2218950, 0x00, 0x10, ERRATA_A510_2218950},
|
||||
[5] = {2250311, 0x00, 0x10, ERRATA_A510_2250311},
|
||||
[6] = {2288014, 0x00, 0x10, ERRATA_A510_2288014},
|
||||
[7] = {2347730, 0x00, 0x11, ERRATA_A510_2347730},
|
||||
[8] = {2371937, 0x00, 0x11, ERRATA_A510_2371937},
|
||||
[9] = {2666669, 0x00, 0x11, ERRATA_A510_2666669},
|
||||
[10] = {2684597, 0x00, 0x12, ERRATA_A510_2684597},
|
||||
[11 ... ERRATA_LIST_END] = UNDEF_ERRATA,
|
||||
}
|
||||
},
|
||||
#endif /* CORTEX_A510_H_INC */
|
||||
|
||||
#if NEOVERSE_V2_H_INC
|
||||
{
|
||||
.cpu_partnumber = NEOVERSE_V2_MIDR,
|
||||
.cpu_errata_list = {
|
||||
[0] = {2719103, 0x00, 0x01, ERRATA_V2_2719103, \
|
||||
ERRATA_NON_ARM_INTERCONNECT},
|
||||
[1 ... ERRATA_LIST_END] = UNDEF_ERRATA,
|
||||
}
|
||||
},
|
||||
#endif /* NEOVERSE_V2_H_INC */
|
||||
|
||||
#if CORTEX_A715_H_INC
|
||||
{
|
||||
.cpu_partnumber = CORTEX_MAKALU_MIDR,
|
||||
.cpu_errata_list = {
|
||||
[0] = {2701951, 0x00, 0x11, ERRATA_A715_2701951, \
|
||||
ERRATA_NON_ARM_INTERCONNECT},
|
||||
[1 ... ERRATA_LIST_END] = UNDEF_ERRATA,
|
||||
}
|
||||
},
|
||||
#endif /* CORTEX_A715_H_INC */
|
||||
};
|
||||
|
||||
/*
|
||||
* Function to do binary search and check for the specific errata ID
|
||||
* in the array of structures specific to the cpu identified.
|
||||
*/
|
||||
int32_t binary_search(struct em_cpu_list *ptr, uint32_t erratum_id, uint8_t rxpx_val)
|
||||
{
|
||||
int low_index = 0U, mid_index = 0U;
|
||||
|
||||
int high_index = MAX_ERRATA_ENTRIES - 1;
|
||||
|
||||
assert(ptr != NULL);
|
||||
|
||||
/*
|
||||
* Pointer to the errata list of the cpu that matches
|
||||
* extracted partnumber in the cpu list
|
||||
*/
|
||||
struct em_cpu *erratum_ptr = NULL;
|
||||
|
||||
while (low_index <= high_index) {
|
||||
mid_index = (low_index + high_index) / 2;
|
||||
|
||||
erratum_ptr = &ptr->cpu_errata_list[mid_index];
|
||||
assert(erratum_ptr != NULL);
|
||||
|
||||
if (erratum_id < erratum_ptr->em_errata_id) {
|
||||
high_index = mid_index - 1;
|
||||
} else if (erratum_id > erratum_ptr->em_errata_id) {
|
||||
low_index = mid_index + 1;
|
||||
} else if (erratum_id == erratum_ptr->em_errata_id) {
|
||||
if (RXPX_RANGE(rxpx_val, erratum_ptr->em_rxpx_lo, \
|
||||
erratum_ptr->em_rxpx_hi)) {
|
||||
if ((erratum_ptr->errata_enabled) && \
|
||||
(!(erratum_ptr->non_arm_interconnect))) {
|
||||
return EM_HIGHER_EL_MITIGATION;
|
||||
}
|
||||
return EM_AFFECTED;
|
||||
}
|
||||
return EM_NOT_AFFECTED;
|
||||
}
|
||||
}
|
||||
/* no matching errata ID */
|
||||
return EM_UNKNOWN_ERRATUM;
|
||||
}
|
||||
|
||||
/* Function to check if the errata exists for the specific CPU and rxpx */
|
||||
int32_t verify_errata_implemented(uint32_t errata_id, uint32_t forward_flag)
|
||||
{
|
||||
/*
|
||||
* Read MIDR value and extract the revision, variant and partnumber
|
||||
*/
|
||||
static uint32_t midr_val, cpu_partnum;
|
||||
static uint8_t cpu_rxpx_val;
|
||||
int32_t ret_val = EM_UNKNOWN_ERRATUM;
|
||||
|
||||
/* Determine the number of cpu listed in the cpu list */
|
||||
uint8_t size_cpulist = ARRAY_SIZE(cpu_list);
|
||||
|
||||
/* Read the midr reg to extract cpu, revision and variant info */
|
||||
midr_val = read_midr();
|
||||
|
||||
/* Extract revision and variant from the MIDR register */
|
||||
cpu_rxpx_val = cpu_get_rev_var();
|
||||
|
||||
/* Extract the cpu partnumber and check if the cpu is in the cpu list */
|
||||
cpu_partnum = EXTRACT_PARTNUM(midr_val);
|
||||
|
||||
for (uint8_t i = 0; i < size_cpulist; i++) {
|
||||
cpu_ptr = &cpu_list[i];
|
||||
uint16_t partnum_extracted = EXTRACT_PARTNUM(cpu_ptr->cpu_partnumber);
|
||||
|
||||
if (partnum_extracted == cpu_partnum) {
|
||||
/*
|
||||
* If the midr value is in the cpu list, binary search
|
||||
* for the errata ID and specific revision in the list.
|
||||
*/
|
||||
ret_val = binary_search(cpu_ptr, errata_id, cpu_rxpx_val);
|
||||
break;
|
||||
}
|
||||
}
|
||||
return ret_val;
|
||||
}
|
||||
|
||||
/* Predicate indicating that a function id is part of EM_ABI */
|
||||
bool is_errata_fid(uint32_t smc_fid)
|
||||
{
|
||||
return ((smc_fid == ARM_EM_VERSION) ||
|
||||
(smc_fid == ARM_EM_FEATURES) ||
|
||||
(smc_fid == ARM_EM_CPU_ERRATUM_FEATURES));
|
||||
|
||||
}
|
||||
|
||||
bool validate_spsr_mode(void)
|
||||
{
|
||||
/* In AArch64, if the caller is EL1, return true */
|
||||
|
||||
#if __aarch64__
|
||||
if (GET_EL(read_spsr_el3()) == MODE_EL1) {
|
||||
return true;
|
||||
}
|
||||
return false;
|
||||
#else
|
||||
|
||||
/* In AArch32, if in system/svc mode, return true */
|
||||
uint8_t read_el_state = GET_M32(read_spsr());
|
||||
|
||||
if ((read_el_state == (MODE32_svc)) || (read_el_state == MODE32_sys)) {
|
||||
return true;
|
||||
}
|
||||
return false;
|
||||
#endif /* __aarch64__ */
|
||||
}
|
||||
|
||||
uintptr_t errata_abi_smc_handler(uint32_t smc_fid, u_register_t x1,
|
||||
u_register_t x2, u_register_t x3, u_register_t x4,
|
||||
void *cookie, void *handle, u_register_t flags)
|
||||
{
|
||||
int32_t ret_id = EM_UNKNOWN_ERRATUM;
|
||||
|
||||
switch (smc_fid) {
|
||||
case ARM_EM_VERSION:
|
||||
SMC_RET1(handle, MAKE_SMCCC_VERSION(
|
||||
EM_VERSION_MAJOR, EM_VERSION_MINOR
|
||||
));
|
||||
break; /* unreachable */
|
||||
case ARM_EM_FEATURES:
|
||||
if (is_errata_fid((uint32_t)x1)) {
|
||||
SMC_RET1(handle, EM_SUCCESS);
|
||||
}
|
||||
|
||||
SMC_RET1(handle, EM_NOT_SUPPORTED);
|
||||
break; /* unreachable */
|
||||
case ARM_EM_CPU_ERRATUM_FEATURES:
|
||||
|
||||
/*
|
||||
* If the forward flag is greater than zero and the calling EL
|
||||
* is EL1 in AArch64 or in system mode or svc mode in case of AArch32,
|
||||
* return Invalid Parameters.
|
||||
*/
|
||||
if (((uint32_t)x2 != 0) && (validate_spsr_mode())) {
|
||||
SMC_RET1(handle, EM_INVALID_PARAMETERS);
|
||||
}
|
||||
ret_id = verify_errata_implemented((uint32_t)x1, (uint32_t)x2);
|
||||
SMC_RET1(handle, ret_id);
|
||||
break; /* unreachable */
|
||||
default:
|
||||
{
|
||||
WARN("Unimplemented Errata ABI Service Call: 0x%x\n", smc_fid);
|
||||
SMC_RET1(handle, EM_UNKNOWN_ERRATUM);
|
||||
break; /* unreachable */
|
||||
}
|
||||
}
|
||||
}
|
||||
|
|
@ -1,5 +1,5 @@
|
|||
/*
|
||||
* Copyright (c) 2014-2022, ARM Limited and Contributors. All rights reserved.
|
||||
* Copyright (c) 2014-2023, Arm Limited and Contributors. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
|
@ -14,6 +14,7 @@
|
|||
#include <lib/psci/psci.h>
|
||||
#include <lib/runtime_instr.h>
|
||||
#include <services/drtm_svc.h>
|
||||
#include <services/errata_abi_svc.h>
|
||||
#include <services/pci_svc.h>
|
||||
#include <services/rmmd_svc.h>
|
||||
#include <services/sdei.h>
|
||||
|
|
@ -177,6 +178,13 @@ static uintptr_t std_svc_smc_handler(uint32_t smc_fid,
|
|||
}
|
||||
#endif /* TRNG_SUPPORT */
|
||||
|
||||
#if ERRATA_ABI_SUPPORT
|
||||
if (is_errata_fid(smc_fid)) {
|
||||
return errata_abi_smc_handler(smc_fid, x1, x2, x3, x4, cookie,
|
||||
handle, flags);
|
||||
}
|
||||
#endif /* ERRATA_ABI_SUPPORT */
|
||||
|
||||
#if ENABLE_RME
|
||||
|
||||
if (is_rmmd_el3_fid(smc_fid)) {
|
||||
|
|
|
|||
Loading…
Reference in New Issue