amd_blobs/picasso: Update PSP files to 0.8.4.7B
Drop content (Tag: CHROME_DEVELOPER-BUILD-17 - 29th June 2020) Changes: 1. Skip MboxBiosCmdSetApCsBase for BSP 2. After verstage do not overwrite BIOS_CMD_STATUS 3. Update the comment section in IsPlatformChromeBook() 4. Add prints in uapp svc test to assist CQE validation 5 Validate PspDirAddr and BiosDirAddr in SVC_UPDATE_PSP_BIOS_DIR 6. Validate ppIODeviceAddrAx in SVC_MAP_FCH_IO_DEVICE 7. Validate ppSpiRomAddrAxi in SVC_MAP_SPIROM_DEVICE 8. Increase the SRAM size allocated to PSP TOS 9. Handle MboxBiosCmdSetApCsBase(0x1D) when bios copy bit is set 10. Skip loading of FTPM and SS3 as they are not applicable 11. UART 0:Exit from powered down state if put during suspend 12. OLED:blank screen during S3 resume due to VCC toggling BUG=b:159213835 TEST=Boot with Trembyle, suspend_stress_test 70+ cycles Change-Id: I24f992c7271330d006fbcbdb9ce36a2f07e569fe Signed-off-by: Nikolai Vyssotski <nikolai.vyssotski@amd.corp-partner.google.com>
This commit is contained in:
parent
5d4d09e984
commit
1ac6d42bf3
|
@ -2,7 +2,7 @@
|
|||
// PSP FW Delivery Release Note
|
||||
//
|
||||
// Copyright 2016-2020, Advanced Micro Devices, Inc.
|
||||
// Date: June 9, 2020
|
||||
// Date: June 19, 2020
|
||||
//----------------------------------------------------------------------------
|
||||
|
||||
Content:
|
||||
|
@ -10,17 +10,33 @@ Content:
|
|||
This Build is compiled using the ARM license from the AMD license server.
|
||||
|
||||
Files:
|
||||
PspBootLoader_prod_RV.sbin [version: 0.8.2.7B] - PSP off-chip BootLoader (entry type 0x1), signed with production key
|
||||
PspRecoveryBootLoader_prod_RV.sbin [version: 0.8.2.7B] - PSP off-chip Recovery BootLoader (entry type 0x3), signed with production key
|
||||
secure_unlock_prod_RV.sbin [version: 0.8.2.7B] - PSP secure unlock (entry type 0x13), signed with production key
|
||||
psp_os_combined_prod_{RV, VG, VG12, VG20}.sbin [version: 0.8.2.7B] - PSP secure OS (entry type 0x2), signed with production key
|
||||
drv_sys_prod_{RV, VG, VG12, VG20}.sbin [version: 0.8.2.7B] - PSP system driver (entry type 0x28), signed with production key
|
||||
PspBootLoader_prod_RV.sbin [version: 0.8.4.7B] - PSP off-chip BootLoader (entry type 0x1), signed with production key
|
||||
PspRecoveryBootLoader_prod_RV.sbin [version: 0.8.4.7B] - PSP off-chip Recovery BootLoader (entry type 0x3), signed with production key
|
||||
secure_unlock_prod_RV.sbin [version: 0.8.4.7B] - PSP secure unlock (entry type 0x13), signed with production key
|
||||
psp_os_combined_prod_{RV, VG, VG12, VG20}.sbin [version: 0.8.4.7B] - PSP secure OS (entry type 0x2), signed with production key
|
||||
drv_sys_prod_{RV, VG, VG12, VG20}.sbin [version: 0.8.4.7B] - PSP system driver (entry type 0x28), signed with production key
|
||||
dr_ftpm_prod_RV.csbin [version: 3.26.0.4] - PSP fTPM (entry type 0xC), compressed and signed with production key
|
||||
security_policy_RV1_FP5_AM4.sbin [version: A.2.3.2] - Raven1 APU Security Policy for Raven1 APU programs (entry type 0x24), signed with production key
|
||||
security_policy_RV1_NPU_FP5_AM4.sbin [version: A.2.5.23] - Raven1 NPU Security Policy for Raven1 NPU programs (entry type 0x8024), signed with production key
|
||||
security_policy_PCO_FP5_AM4.sbin [version: A.2.3.D2] - Raven1 APU Security Policy for Picasso APU programs (entry type 0x224), signed with production key
|
||||
security_policy_RV2_FP5_AM4.sbin [version: A.2.4.26] - Raven2 APU Security Policy for Raven2 APU programs (entry type 0x124), signed with production key
|
||||
|
||||
ver 0.8.4.7B
|
||||
PLAT-64949:[Chrome]: Skip MboxBiosCmdSetApCsBase for Base Processor
|
||||
PLAT-65733:[Chrome]: After verstage do not overwrite BIOS_CMD_STATUS
|
||||
PLAT-65734:[chrome]: Update the comment section in IsPlatformChromeBook()
|
||||
PLAT-65737:[chrome]: Add prints in uapp svc test to assist CQE validation
|
||||
PLAT-65735:[chrome]: validate PspDirAddr and BiosDirAddr in SVC_UPDATE_PSP_BIOS_DIR
|
||||
PLAT-65736:[chrome]: validate ppIODeviceAddrAx in SVC_MAP_FCH_IO_DEVICE
|
||||
PLAT-65754:[chrome]: validate ppSpiRomAddrAxi in SVC_MAP_SPIROM_DEVICE
|
||||
|
||||
ver 0.8.3.7B
|
||||
00. PLAT-64948:[Chrome]: Increase the SRAM size allocated to PSP TOS
|
||||
01. PLAT-64949:[Chrome]: Handle MboxBiosCmdSetApCsBase(0x1D) when bios copy bit is set
|
||||
02. PLAT-65298:[Chrome]: Skip loading of FTPM and SS3 as they are not applicable
|
||||
03. PLAT-65297:[Chrome]: UART 0:Exit from powered down state if put during suspend
|
||||
04. PLAT-65299:[Chrome]: OLED:blank screen during S3 resume due to VCC toggling
|
||||
|
||||
ver 0.8.2.7B
|
||||
00. PLAT-64770:[Chrome]: IsChromePlatform() is based on Chrome OPN only
|
||||
01. PLAT-64770:[Chrome]: Rename gVerstageLoaded flag to gUnsignedOemAppLoaded
|
||||
|
|
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Loading…
Reference in New Issue