zephyr
/
hal_ti
mirror of https://github.com/zephyrproject-rtos/hal_ti.git
1
0
Fork 0
Code Issues Releases Wiki Activity

soc: msp432p4xx: Get CPU clock frequency from DTS 

The SoC initialization code used system clock frequency
as a CPU clock frequency. This commit corrects that by
obtaining the needed value from DTS.

Signed-off-by: Piotr Zięcik <piotr.ziecik@nordicsemi.no>
This commit is contained in:
Piotr Zięcik 2019-04-11 14:28:52 +02:00 committed by Carles Cufí
parent e4452094e5
commit 9fb1719f28
5 changed files with 10 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
simplelink/source/ti/devices/msp432p4xx/startup_system_files/system_msp432p401m.c
View File

@ -44,6 +44,7 @@
#include <stdint.h>
#include <ti/devices/msp432p4xx/inc/msp.h>
#include <generated_dts_board.h>
/*--------------------- Configuration Instructions ----------------------------
1. If you prefer to halt the Watchdog Timer, set __HALT_WDT to 1:
@ -68,7 +69,7 @@
// <12000000> 12 MHz
// <24000000> 24 MHz
// <48000000> 48 MHz
#define __SYSTEM_CLOCK CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC
#define __SYSTEM_CLOCK DT_ARM_CORTEX_M4F_0_CLOCK_FREQUENCY
/*--------------------- Power Regulator Configuration -----------------------*/
// Power Regulator Mode

3
simplelink/source/ti/devices/msp432p4xx/startup_system_files/system_msp432p401r.c
View File

@ -44,6 +44,7 @@
#include <stdint.h>
#include <ti/devices/msp432p4xx/inc/msp.h>
#include <generated_dts_board.h>
/*--------------------- Configuration Instructions ----------------------------
1. If you prefer to halt the Watchdog Timer, set __HALT_WDT to 1:
@ -68,7 +69,7 @@
// <12000000> 12 MHz
// <24000000> 24 MHz
// <48000000> 48 MHz
#define __SYSTEM_CLOCK CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC
#define __SYSTEM_CLOCK DT_ARM_CORTEX_M4F_0_CLOCK_FREQUENCY
/*--------------------- Power Regulator Configuration -----------------------*/
// Power Regulator Mode

3
simplelink/source/ti/devices/msp432p4xx/startup_system_files/system_msp432p4111.c
View File

@ -44,6 +44,7 @@
#include <stdint.h>
#include <ti/devices/msp432p4xx/inc/msp.h>
#include <generated_dts_board.h>
/*--------------------- Configuration Instructions ----------------------------
1. If you prefer to halt the Watchdog Timer, set __HALT_WDT to 1:
@ -68,7 +69,7 @@
// <12000000> 12 MHz
// <24000000> 24 MHz
// <48000000> 48 MHz
#define __SYSTEM_CLOCK CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC
#define __SYSTEM_CLOCK DT_ARM_CORTEX_M4F_0_CLOCK_FREQUENCY
/*--------------------- Power Regulator Configuration -----------------------*/
// Power Regulator Mode

3
simplelink/source/ti/devices/msp432p4xx/startup_system_files/system_msp432p411v.c
View File

@ -44,6 +44,7 @@
#include <stdint.h>
#include <ti/devices/msp432p4xx/inc/msp.h>
#include <generated_dts_board.h>
/*--------------------- Configuration Instructions ----------------------------
1. If you prefer to halt the Watchdog Timer, set __HALT_WDT to 1:
@ -68,7 +69,7 @@
// <12000000> 12 MHz
// <24000000> 24 MHz
// <48000000> 48 MHz
#define __SYSTEM_CLOCK CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC
#define __SYSTEM_CLOCK DT_ARM_CORTEX_M4F_0_CLOCK_FREQUENCY
/*--------------------- Power Regulator Configuration -----------------------*/
// Power Regulator Mode

3
simplelink/source/ti/devices/msp432p4xx/startup_system_files/system_msp432p411y.c
View File

@ -44,6 +44,7 @@
#include <stdint.h>
#include <ti/devices/msp432p4xx/inc/msp.h>
#include <generated_dts_board.h>
/*--------------------- Configuration Instructions ----------------------------
1. If you prefer to halt the Watchdog Timer, set __HALT_WDT to 1:
@ -68,7 +69,7 @@
// <12000000> 12 MHz
// <24000000> 24 MHz
// <48000000> 48 MHz
#define __SYSTEM_CLOCK CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC
#define __SYSTEM_CLOCK DT_ARM_CORTEX_M4F_0_CLOCK_FREQUENCY
/*--------------------- Power Regulator Configuration -----------------------*/
// Power Regulator Mode